共 50 条
- [1] CPL mask technology for sub-100nm contact hole imaging PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI, 2004, 5446 : 624 - 631
- [3] Sub-100nm and deep sub-100nm MOS transistor gate patterning MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 243 - 252
- [4] Methods to achieve sub-100nm contact hole lithography ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XX, PTS 1 AND 2, 2003, 5039 : 705 - 712
- [5] New resolution enhancement technology for manufacturing sub-100nm technology OPTICAL MICROLITHOGRAPHY XV, PTS 1 AND 2, 2002, 4691 : 1492 - 1499
- [6] Study on reliability of metal fuse for sub-100nm technology ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 420 - 421
- [7] Ultra shallow junction technology for sub-100nm CMOS SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 433 - 437
- [8] A novel resist material for sub-100nm contact hole pattern ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XVII, PTS 1 AND 2, 2000, 3999 : 305 - 312
- [9] Mask Enhancer Technology for sub-100nm Pitch Random Logic Layout Contact Hole Fabrication OPTICAL MICROLITHOGRAPHY XXIII, 2010, 7640