Copper contact technology for sub-100nm contacts

被引:0
|
作者
Demuynck, Steven [1 ]
Zhao, Chao [1 ]
Van den Bosch, Geert [1 ]
Hinomura, Toru [1 ]
Tokei, Zsolt [1 ]
Beyer, Gerald P. [1 ]
机构
[1] IMEC, IPSI, B-3001 Louvain, Belgium
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper addresses the challenges associated with introducing a manufacturable, reliable and cost-effective Cu contact module. We show that Cu can potentially reduce the contact resistance by as much as 50% having a positive performance effect on selected devices and circuits without degrading the front-end reliability. Scalability of the PVD-based Ta(N) Cu barriers proves to be a major challenge upon implementing 65nm node compatible structures because of the need for a thick metal deposit on the contact bottom to prevent Cu silicidation. A hybrid barrier scheme with a PVD Ta bottom and ALD TaN top layer is presented as a possible route to scale Cu contact barriers beyond the 65nm technology node.
引用
下载
收藏
页码:171 / 177
页数:7
相关论文
共 50 条
  • [31] Asymmetric tunneling source mosfets: A novel device solution for sub-100nm CMOS technology
    Girish, N. V.
    Jhaveri, Ritesh
    Woo, J. C. S.
    FRONTIERS IN ELECTRONICS, 2006, 41 : 95 - +
  • [32] Variability and Power Management in sub-100nm SOI Technology for Reliable High Performance Systems
    Das, Koushik
    Bernstein, Kerry
    Burns, Jeff
    Gebara, Fadi
    Lo, Shih-Hsien
    Nowka, Kevin
    Rao, Rahul
    Rosenfield, Michael
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 1 - 4
  • [33] Soft-error charge-sharing mechanisms at sub-100nm technology nodes
    Massengill, L. W.
    Amusan, O. A.
    Dasgupta, S.
    Sternberg, A. L.
    Black, J. D.
    Witulski, A. F.
    Bhuva, B. L.
    Alles, M. L.
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 213 - +
  • [34] Highly Stable Vortex State in Sub-100nm Nanomagnets
    Wang, Xinghua
    Purnama, Indra
    Sekhar, Murapaka Chandra
    Lew, Wen Siang
    APPLIED PHYSICS EXPRESS, 2012, 5 (05)
  • [35] Development of silicon containing resists for sub-100nm lithography
    Hatakeyama, J
    Takeda, T
    Nakashima, M
    Kinsho, T
    Kawai, Y
    Ishihara, T
    JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2004, 17 (04) : 519 - 525
  • [36] Test circuits for extracting sub-100nm MOSFET technology variations with the MOSFET model HiSIM
    Miura-Mattausch, M
    Matsumoto, S
    Mizoguchi, K
    Miyawaki, D
    Mattausch, HJ
    Itoh, S
    Morikawa, K
    ICMTS 2004: PROCEEDINGS OF THE 2004 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2004, : 267 - 272
  • [37] Analysis of noise margins due to device parameter variations in sub-100nm CMOS technology
    Liang, Zhicheng
    Ikeda, Makoto
    Asada, Kunihiro
    PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 81 - +
  • [38] Application of Cr-less mask technology for sub-100nm gate with single exposure
    Kim, SH
    Chung, DH
    Park, JS
    Shin, IK
    Choi, SW
    Sohn, JM
    Lee, JH
    Shin, HS
    Chen, F
    Van Den Broeke, D
    22ND ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PTS 1 AND 2, 2002, 4889 : 568 - 578
  • [39] Electromigration study of sub-100nm Cu-lines
    Michelon, J
    Bruynseraede, C
    Castro, DT
    Roussel, P
    Hoofman, RJOM
    Maex, K
    ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 253 - 257
  • [40] Intensity weighed focus drilling exposure for maximizing process window of sub-100nm contact by simulation
    Jung, Sunwook
    Yang, Tien-Chu
    Yang, Ta-Hung
    Chen, Kuang-Chao
    Lu, Chih-Yuan
    OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520