Highly manufacturable sub-100nm DRAM integrated with full functionality

被引：4

作者：

Choi, S ^{[1
]}

Nam, BY ^{[1
]}

Ku, JH ^{[1
]}

Kim, DC ^{[1
]}

Lee, SH ^{[1
]}

Lee, JJ ^{[1
]}

Lee, JW ^{[1
]}

Ryu, JD ^{[1
]}

Heo, SJ ^{[1
]}

Cho, JK ^{[1
]}

Yoon, SP ^{[1
]}

Choi, CJ ^{[1
]}

Lee, YJ ^{[1
]}

Chung, JH ^{[1
]}

Kim, BH ^{[1
]}

Lee, MB ^{[1
]}

Choi, GH ^{[1
]}

Kim, YS ^{[1
]}

Fujihara, K ^{[1
]}

Chung, UI ^{[1
]}

Moon, JT ^{[1
]}

机构：

[1] Adv Proc Dev Project, Syst LSI Business, Yongin Si 449900, Kyunggi Do, South Korea

来源：

2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2002年

关键词：

D O I：

10.1109/VLSIT.2002.1015385

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Sub-100nm DRAM is successfully fabricated for the first time with several key technologies, including W/WxN-poly gate, bitline structure having low parastic capacitance, Ru/Ta2O5/poly-Si capacitor and advanced CVD-Al contact processes. Fully functional working device is obtained with promising cell performance. Each technology also shows its; extendibility as a manufacturable module process for further scaled DRAM.

引用

下载

页码：54 / 55

页数：2

共 50 条

[1] Full level alternating PSM for sub-100nm DRAM gate patterning
Pforr, R
Ahrens, M
Dettmann, W
Hennig, M
Koehle, R
Ludwig, B
Morgana, N
Thiele, J
OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 232 - 243
[2] Vertical pass transistor design for sub-100nm DRAM technologies
McStay, K
Chidambarrao, D
Mandelman, J
Beintner, J
Tews, H
Weybright, M
Wang, G
Li, Y
Hummler, K
Divakaruni, R
Bergner, W
Crabbé, E
Bronner, G
Mueller, W
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 180 - 181
[3] Sub-100nm and deep sub-100nm MOS transistor gate patterning
Xiang, Q
Gupta, S
Spence, C
Singh, B
Yeap, GCF
Lin, MR
MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 243 - 252
[4] Printing 100nm & sub-100nm DRAM full chip patterns with crosspole illumination in 0.63NA ArF lithography
Kim, SK
Bok, CK
Shin, K
OPTICAL MICROLITHOGRAPHY XV, PTS 1 AND 2, 2002, 4691 : 1504 - 1512
[5] Highly manufacturable 90 nm DRAM technology
Park, YK
Cho, CH
Lee, KH
Roh, BH
Ahn, YS
Lee, SH
Oh, JH
Lee, JG
Kwak, DH
Shin, SH
Bae, JS
Kim, SB
Lee, JK
Lee, JY
Kim, MS
Lee, JW
Lee, DJ
Hong, SH
Bae, DI
Chun, YS
Park, SH
Yun, CJ
Chung, TY
Kim, K
INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 819 - 822
[6] A fully integrated Al2O3 trench capacitor DRAM for sub-100nm technology
Seidl, H
Gutsche, M
Schroeder, U
Birner, A
Hecht, T
Jakschik, S
Luetzen, J
Kerber, M
Kudelka, S
Popp, T
Orth, A
Reisinger, H
Saenger, A
Schupke, K
Sell, B
INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 839 - 842
[7] Highly Stable Vortex State in Sub-100nm Nanomagnets
Wang, Xinghua
Purnama, Indra
Sekhar, Murapaka Chandra
Lew, Wen Siang
APPLIED PHYSICS EXPRESS, 2012, 5 (05)
[8] Successful application of angular scatterometry to process control in sub-100nm DRAM device
Kim, JA
Kim, SJ
Chin, SB
Oh, SH
Goo, D
Lee, SJ
Woo, SG
Cho, HK
Han, WS
Moon, JT
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 541 - 549
[9] SPA plasma for sub-100nm
Murakawa, S
Nemoto, T
Iizuka, V
Yamamoto, N
Ozaki, S
SOLID STATE TECHNOLOGY, 2003, 46 (01) : 59 - +
[10] An outstanding and highly manufacturable 80nm DRAM technology
Kim, HS
Kim, DH
Park, JM
Hwang, YS
Huh, M
Hwang, HK
Kang, NJ
Lee, BH
Cho, MH
Kim, SE
Kim, JY
Park, BJ
Lee, JW
Kim, DI
Jeong, MY
Kim, HJ
Park, YJ
Kim, K
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 411 - 414

← 1 2 3 4 5 →