Highly manufacturable sub-100nm DRAM integrated with full functionality

被引：4

作者：

Choi, S ^{[1
]}

Nam, BY ^{[1
]}

Ku, JH ^{[1
]}

Kim, DC ^{[1
]}

Lee, SH ^{[1
]}

Lee, JJ ^{[1
]}

Lee, JW ^{[1
]}

Ryu, JD ^{[1
]}

Heo, SJ ^{[1
]}

Cho, JK ^{[1
]}

Yoon, SP ^{[1
]}

Choi, CJ ^{[1
]}

Lee, YJ ^{[1
]}

Chung, JH ^{[1
]}

Kim, BH ^{[1
]}

Lee, MB ^{[1
]}

Choi, GH ^{[1
]}

Kim, YS ^{[1
]}

Fujihara, K ^{[1
]}

Chung, UI ^{[1
]}

Moon, JT ^{[1
]}

机构：

[1] Adv Proc Dev Project, Syst LSI Business, Yongin Si 449900, Kyunggi Do, South Korea

来源：

2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2002年

关键词：

D O I：

10.1109/VLSIT.2002.1015385

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Sub-100nm DRAM is successfully fabricated for the first time with several key technologies, including W/WxN-poly gate, bitline structure having low parastic capacitance, Ru/Ta2O5/poly-Si capacitor and advanced CVD-Al contact processes. Fully functional working device is obtained with promising cell performance. Each technology also shows its; extendibility as a manufacturable module process for further scaled DRAM.

引用

下载

页码：54 / 55

页数：2

共 50 条

[41] Technology innovations and process integrations for sub-100nm gate patterning
Wilfred Pau
Nicolas Gani
Shashank Deshmukh
Thorsten Lill
Theodoros Panagopoulos
John Holland
半导体技术, 2004, (08) : 74 - 79
[42] Application of VEMA type ArF resist to sub-100nm lithography
Kim, HW
Lee, S
Choi, SJ
Woo, SG
Chae, YS
Kim, JS
Moon, JT
Kavanagh, R
Barclay, G
JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2002, 15 (03) : 529 - 534
[43] Ultra shallow junction doping technology for sub-100nm CMOS
Mizuno, B
2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 26 - 28
[44] Design of sub-100nm SOI CMOS for RF Switch Application
Sajjadi, Ali
Woo, J. C. S.
2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
[45] Sub-100nm strained SiCMOS: Device performance and circiait behavior
Yang, L
Watling, JR
Asenov, A
Barker, JR
Roy, S
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 983 - 986
[46] DIRECT LASER ABLATION OF SUB-100NM LINE STRUCTURES INTO POLYIMIDE
PHILLIPS, HM
CALLAHAN, DL
SAUERBREY, R
SZABO, G
BOR, Z
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 1992, 54 (02): : 158 - 165
[47] CPL mask technology for sub-100nm contact hole imaging
Kasprowicz, BS
Conley, W
Litt, LC
van den Broeke, D
Montgomery, P
Socha, R
Wu, W
Lucas, K
Roman, B
Chen, F
Wampler, K
Laidig, T
Progler, C
Hathorn, ME
PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI, 2004, 5446 : 624 - 631
[48] Design of sub-100nm CMOSFETs: Gate dielectrics and channel engineering
Song, S
Kim, WS
Lee, JS
Choe, TH
Choi, JH
Kang, MS
Chung, UI
Lee, NI
Fujihara, K
Kang, HK
Lee, SI
Lee, MY
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 190 - 191
[49] Thermal technologies for sub-100nm CMOS scaling: Development strategies
Meissner, P
Hegedus, A
Madok, J
Thakur, R
Miner, G
RAPID THERMAL AND OTHER SHORT-TIME PROCESSING TECHNOLOGIES III, PROCEEDINGS, 2002, 2002 (11): : 37 - 46
[50] New resolution enhancement technology for manufacturing sub-100nm technology
Chung, DH
Park, JY
Lee, MK
Shin, IK
Choi, SW
Yoon, HS
Sohn, JM
Chen, F
Van den Broeke, D
OPTICAL MICROLITHOGRAPHY XV, PTS 1 AND 2, 2002, 4691 : 1492 - 1499

← 1 2 3 4 5 →