Clock Recovery Circuit Using a Transmission Line as a Delay Element from a 100Gb/s bit stream

被引：2

作者：

Kazi, Ibrahim ^{[1
]}

Reynaert, Patrick ^{[1
]}

Dehaene, Wim ^{[1
]}

机构：

[1] Katholieke Univ Leuven, Dept Elect Engn, Leuven, Belgium

来源：

2022 20TH IEEE INTERREGIONAL NEWCAS CONFERENCE (NEWCAS) | 2022年

关键词：

Slow Wave Transmission Line; Clock Recovery; High Speed Wireline; NRZ data; RECEIVER; NRZ;

D O I：

10.1109/NEWCAS52662.2022.9842073

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A phase rotator based architecture for clock recovery is presented for NRZ wireline links. A slow wave transmission line is used as a spatial buffer. The system is implemented in 40nm CMOS. It has a wide range of flexibility in recovering clocks continuously from 4GHz to 23GHz in presence of frequency offset between transmitter and receiver. The receiver can operate in different modes. In full rate mode the clock can be recovered up-till 23GHz which corresponds to a data rate of 23Gb/s. In the second mode a 1/8th rate clock of 12.5GHz is recovered in sub-sampling mode from a 100Gb/s bit stream. In the second mode, the full length of the transmission line is used as a very wide band delay element to generate multiple phase delayed versions of the input bit stream. The delayed versions of the input data are sampled by a single phase sampling clock. The concept of using a transmission line as a spatial buffer is proven.

引用

页码：261 / 264

页数：4

共 50 条

[1] A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop
Rhee, W
Ainspan, H
Rylov, S
Rylyakov, A
Beakes, M
Friedman, D
Gowda, S
Soyuer, M
[J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 81 - 84
[2] On the Optimization of Link Design Using Nonlinear Equalization for 100Gb/s 16QAM Transmission
Rath, Roi
Leibrich, Jochen
Rosenkranz, Werner
[J]. 2012 38TH EUROPEAN CONFERENCE AND EXHIBITION ON OPTICAL COMMUNICATIONS (ECOC), 2012,
[3] A Half-Rate 100 Gb/s Injection-Locked Clock/Data Recovery Circuit
Samavaty, Behzad
Green, Michael M.
[J]. 2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2016,
[4] A 0.36 pJ/bit, 12.5 Gb/s Forwarded-Clock Receiver with a Sample Swapping Scheme and a Half-Bit Delay Line
Bae, Woorham
Jeong, Gyu-Seob
Park, Kwanseo
Cho, Sung-Yong
Kim, Yoonsoo
Jeong, Deog-Kyoon
[J]. PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014), 2014, : 447 - +
[5] A MONOLITHIC 2.3-GB/S 100-MW CLOCK AND DATA RECOVERY CIRCUIT IN SILICON BIPOLAR TECHNOLOGY
SOYUER, M
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (12) : 1310 - 1313
[6] A 4-gb/s CMOS clock and data recovery circuit using 1/8-rate clock technique
Song, SJ
Park, SM
Yoo, HJ
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) : 1213 - 1219
[7] A 3.125Gb/s Clock and Data Recovery Circuit Using 1/4-Rate Technique
Jeong, Il-Do
Jeong, Hang-Geun
[J]. PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 25, 2007, 25 : 202 - 204
[8] A 4Gb/s CMOS fully-differiential analog dual delay locked loop clock/data recovery circuit
Mao, Z
Szymanski, TH
[J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 559 - 562
[9] A 1.2-6 Gb/s, 4.2 pJ/Bit Clock & Data Recovery Circuit With High Jitter Tolerance in 0.14 μm CMOS
van der Wel, Arnoud P.
den Besten, Gerrit W.
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (07) : 1768 - 1775
[10] A 35-to-46-Gb/s ultra-low jitter clock and data recovery circuit for optical fiber transmission systems
Noguchi, Hidemi
Hosoya, Kenichi
Ohhira, Risato
Uchida, Hiroaki
Noda, Arihide
Yoshida, Nobuhide
Wada, Shigeki
[J]. IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM - 2007 IEEE CSIC SYMPOSIUM, TECHNOLOGY DIGEST, 2007, : 173 - +

← 1 2 3 4 5 →