Performance of GAA Poly-Si Channel of Junctionless Field Effect Transistors with Ultra-Thin Body

被引：0
|
作者：
Liu, Yan-Bo [1 ]
Jhan, Yi-Ruei [1 ]
Wang, Cheng-Ping [1 ]
Wu, Yung-Chun [1 ]
机构：
[1] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu, Taiwan
来源：
2015 SILICON NANOELECTRONICS WORKSHOP (SNW) | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Agate-all-around (GAA) with trench structure poly-Si channel junctionless Field-Effect Transistor (JL-FET) has been successfully demonstrated. This JL-FET shows excellent performance in a low drain-induced barrier lowering (DIBL), a steep Sub-threshold Swing (SS) similar to 70 mV/decade and high I-ON/I-OFF (> 10(8)) ratio.
引用
收藏
页数：2
相关论文
共 50 条
  • [21] Planar junctionless poly-Si thin-film transistors with single gate and double gate
    Chou, Chia-Hsin
    Lee, I-Che
    Lei, Dai-Che
    Cheng, Huang-Chung
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (06)
  • [22] Characteristics of N-Type Planar Junctionless Poly-Si Thin-Film Transistors
    Lin, C. I.
    Lin, H. C.
    Huang, T. Y.
    THIN FILM TRANSISTORS 11 (TFT 11), 2012, 50 (08): : 23 - 28
  • [23] Ultra-thin organic films for field effect transistors
    Sandberg, H
    Henze, O
    Sirringhaus, H
    Kilbinger, AFM
    Feast, WJ
    Friend, RH
    ORGANIC FIELD EFFECT TRANSISTORS, 2001, 4466 : 35 - 43
  • [24] Performance enhancement of BF2+ implanted poly-Si junctionless transistors by boron segregation and fluorine effect
    Ahn, Min-Ju
    Saraya, Takuya
    Kobayashi, Masaharu
    Hiramoto, Toshiro
    2020 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2020, : 51 - 52
  • [25] Valley-engineered ultra-thin silicon for high-performance junctionless transistors
    Seung-Yoon Kim
    Sung-Yool Choi
    Wan Sik Hwang
    Byung Jin Cho
    Scientific Reports, 6
  • [26] Valley-engineered ultra-thin silicon for high-performance junctionless transistors
    Kim, Seung-Yoon
    Choi, Sung-Yool
    Hwang, Wan Sik
    Cho, Byung Jin
    SCIENTIFIC REPORTS, 2016, 6
  • [27] Ultra-thin elevated channel poly-Si TFT technology for fully-integrated AMLCD system on glass
    Zhang, SD
    Zhu, CX
    Sin, JKO
    Li, JN
    Mok, PKT
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (03) : 569 - 575
  • [28] A novel self-aligned ultra-thin elevated channel low temperature CMOS poly-Si TFT
    Xiong, ZB
    Liu, HT
    Zhu, CX
    Sin, JKO
    THIN FILM TRANSISTOR TECHNOLOGIES VI, PROCEEDINGS, 2003, 2002 (23): : 42 - 46
  • [29] An Improved Effective Channel Mobility Model for Poly-Si Thin Film Transistors
    Zhou, Xiaoliang
    Wang, Mingxiang
    Zhou, Yan
    PROCEEDINGS OF CHINA DISPLAY/ASIA DISPLAY 2011, 2011, : 578 - 580
  • [30] Channel-Length-Dependent Low-Frequency Noise Characteristics of Ferroelectric Junctionless Poly-Si Thin-Film Transistors
    Shin, Wonjun
    Kim, Sangwoo
    Koo, Ryun-Han
    Kwon, Dongseok
    Kim, Jae-Joon
    Kwon, Deok-Hwang
    Kwon, Daewoong
    Lee, Jong-Ho
    IEEE ELECTRON DEVICE LETTERS, 2023, 44 (06) : 1003 - 1006
12345