Performance of GAA Poly-Si Channel of Junctionless Field Effect Transistors with Ultra-Thin Body

被引：0
|
作者：
Liu, Yan-Bo [1 ]
Jhan, Yi-Ruei [1 ]
Wang, Cheng-Ping [1 ]
Wu, Yung-Chun [1 ]
机构：
[1] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu, Taiwan
来源：
2015 SILICON NANOELECTRONICS WORKSHOP (SNW) | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Agate-all-around (GAA) with trench structure poly-Si channel junctionless Field-Effect Transistor (JL-FET) has been successfully demonstrated. This JL-FET shows excellent performance in a low drain-induced barrier lowering (DIBL), a steep Sub-threshold Swing (SS) similar to 70 mV/decade and high I-ON/I-OFF (> 10(8)) ratio.
引用
收藏
页数：2
相关论文
共 50 条
  • [31] Submicron-meter tunneling field-effect poly-Si thin-film transistors with a thinned channel layer
    Juang, M. -H.
    Peng, Y. -S.
    Shye, D. -C.
    Wang, J. -L.
    Hwang, C-C
    Jang, S. -L.
    MICROELECTRONIC ENGINEERING, 2011, 88 (01) : 32 - 35
  • [32] Leakage currents in poly-Si thin film transistors
    Brotherton, SD
    Ayres, JR
    Trainor, MJ
    POLYCRYSTALLINE SEMICONDUCTORS IV - PHYSICS, CHEMISTRY AND TECHNOLOGY, 1996, 51-5 : 621 - 626
  • [33] Impacts of channel film thickness on poly-Si tunnel thin-film transistors
    Ma, William Cheng-Yu
    Hsu, Hui-Shun
    Fang, Chih-Cheng
    Jao, Che-Yu
    Liao, Tzu-Han
    THIN SOLID FILMS, 2018, 660 : 926 - 930
  • [34] Variable-Channel Junctionless Poly-Si FETs: Demonstration and Investigation With Different Body Doping Concentrations
    Lin, Jer-Yi
    Tsai, Chan-Yi
    Shen, Chiuan-Huei
    Chung, Chun-Chih
    Kumar, Malkundi Puttaveerappa Vijay
    Chao, Tien-Sheng
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (09) : 1326 - 1329
  • [35] Gate-all-around poly-Si nanowire junctionless thin-film transistors with multiple channels
    Tso, Chia-Tsung
    Liu, Tung-Yu
    Sheu, Jeng-Tzong
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (06)
  • [36] Variability characteristics and corner effects of gate-all-around (GAA) p-type poly-Si junctionless nanowire/nanosheet transistors
    Ahn, Min-Ju
    Saraya, Takuya
    Kobayashi, Masaharu
    Hiramoto, Toshiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (SB)
  • [37] DUAL SI3N4 CHARGE TRAPPING LAYER (SONNOS) NONVOLATILE MEMORY WITH ULTRA-THIN BODY TRENCH POLY-SI JUNCTIONLESS FET FOR 3D NAND APPLICATIONS
    Wu, Yung-Chun
    Lin, Yu-Ru
    Chiang, Yi-Wei
    Wang, Wei-Cheng
    PROCEEDINGS OF THE ASME CONFERENCE ON INFORMATION STORAGE AND PROCESSING SYSTEMS, 2016, 2016,
  • [38] ULTRA-THIN FILM A-SI-H TRANSISTORS
    TAKEUCHI, Y
    KATOH, Y
    UCHIDA, Y
    MILNE, WI
    MATSUMURA, M
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 1985, 77-8 : 1397 - 1400
  • [39] Poly-Si thin film transistors: Effect of metal thickness on silicon crystallization
    Pereira, L.
    Barquinha, P.
    Fortunato, E.
    Martins, R.
    ADVANCED MATERIALS FORUM III, PTS 1 AND 2, 2006, 514-516 : 28 - 32
  • [40] Performance Evaluation of Si Ultra-Thin Body (1 nm) Junctionless FET with LG=1 nm and LG=3 nm
    Jhan, Yi-Ruei
    Liu, Yan-Bo
    Wu, Yung-Chun
    2015 SILICON NANOELECTRONICS WORKSHOP (SNW), 2015,
12345