Valley-engineered ultra-thin silicon for high-performance junctionless transistors

被引:0
|
作者
Seung-Yoon Kim
Sung-Yool Choi
Wan Sik Hwang
Byung Jin Cho
机构
[1] School of Electrical Engineering,Department of Materials Engineering
[2] KAIST,undefined
[3] Korea Aerospace University,undefined
来源
Scientific Reports | / 6卷
关键词
D O I
暂无
中图分类号
学科分类号
摘要
Extremely thin silicon show good mechanical flexibility because of their 2-D like structure and enhanced performance by the quantum confinement effect. In this paper, we demonstrate a junctionless FET which reveals a room temperature quantum confinement effect (RTQCE) achieved by a valley-engineering of the silicon. The strain-induced band splitting and a quantum confinement effect induced from ultra-thin-body silicon are the two main mechanisms for valley engineering. These were obtained from the extremely well-controlled silicon surface roughness and high tensile strain in silicon, thereupon demonstrating a device mobility increase of ~500% in a 2.5 nm thick silicon channel device.
引用
收藏
相关论文
共 50 条
  • [1] Valley-engineered ultra-thin silicon for high-performance junctionless transistors
    Kim, Seung-Yoon
    Choi, Sung-Yool
    Hwang, Wan Sik
    Cho, Byung Jin
    SCIENTIFIC REPORTS, 2016, 6
  • [2] High-Performance, Flexible Graphene/Ultra-thin Silicon Ultra-Violet Image Sensor
    Ali, Ayaz
    Shehzad, Khurram
    Guo, Hongwei
    Wang, Zhen
    Wang, Peng
    Qadir, Akeel
    Hu, Weida
    Ren, Tianling
    Yu, Bin
    Xu, Yang
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [3] High Performance Ultra-Thin Body (2.4nm) Poly-Si Junctionless Thin Film Transistors with a Trench Structure
    Yeh, Mu-Shih
    Wu, Yung-Chun
    Wu, Min-Hsin
    Jhan, Yi-Ruei
    Chung, Ming-Hsien
    Hung, Min-Feng
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [4] Ultra-thin chips for high-performance flexible electronics
    Shoubhik Gupta
    William Taube Navaraj
    Leandro Lorenzelli
    Ravinder Dahiya
    npj Flexible Electronics, 2
  • [5] Ultra-thin chips for high-performance flexible electronics
    Gupta, Shoubhik
    Navaraj, William Taube
    Lorenzelli, Leandro
    Dahiya, Ravinder
    NPJ FLEXIBLE ELECTRONICS, 2018, 2 (01)
  • [6] Performance of GAA Poly-Si Channel of Junctionless Field Effect Transistors with Ultra-Thin Body
    Liu, Yan-Bo
    Jhan, Yi-Ruei
    Wang, Cheng-Ping
    Wu, Yung-Chun
    2015 SILICON NANOELECTRONICS WORKSHOP (SNW), 2015,
  • [7] Room-temperature fabrication of ultra-thin ZrOx dielectric for high-performance InTiZnO thin-film transistors
    Liu, A.
    Liu, G. X.
    Shan, F. K.
    Zhu, H. H.
    Xu, S.
    Liu, J. Q.
    Shin, B. C.
    Lee, W. J.
    CURRENT APPLIED PHYSICS, 2014, 14 : S39 - S43
  • [8] Performance regeneration of InGaZnO transistors with ultra-thin channels
    Zhang, Binglei
    Li, He
    Zhang, Xijian
    Luo, Yi
    Wang, Qingpu
    Song, Aimin
    APPLIED PHYSICS LETTERS, 2015, 106 (09)
  • [9] Analysis of a high-performance ultra-thin body ultra-thin box silicon-on-insulator MOSFET with the lateral dual-gates: featuring the suppression of the DIBL
    Sufen Wei
    Guohe Zhang
    Zhibiao Shao
    Li Geng
    Cheng-Fu Yang
    Microsystem Technologies, 2018, 24 : 3949 - 3956
  • [10] Analysis of a high-performance ultra-thin body ultra-thin box silicon-on-insulator MOSFET with the lateral dual-gates: featuring the suppression of the DIBL
    Wei, Sufen
    Zhang, Guohe
    Shao, Zhibiao
    Geng, Li
    Yang, Cheng-Fu
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2018, 24 (10): : 3949 - 3956