Valley-engineered ultra-thin silicon for high-performance junctionless transistors

被引:0
|
作者
Seung-Yoon Kim
Sung-Yool Choi
Wan Sik Hwang
Byung Jin Cho
机构
[1] School of Electrical Engineering,Department of Materials Engineering
[2] KAIST,undefined
[3] Korea Aerospace University,undefined
来源
Scientific Reports | / 6卷
关键词
D O I
暂无
中图分类号
学科分类号
摘要
Extremely thin silicon show good mechanical flexibility because of their 2-D like structure and enhanced performance by the quantum confinement effect. In this paper, we demonstrate a junctionless FET which reveals a room temperature quantum confinement effect (RTQCE) achieved by a valley-engineering of the silicon. The strain-induced band splitting and a quantum confinement effect induced from ultra-thin-body silicon are the two main mechanisms for valley engineering. These were obtained from the extremely well-controlled silicon surface roughness and high tensile strain in silicon, thereupon demonstrating a device mobility increase of ~500% in a 2.5 nm thick silicon channel device.
引用
收藏
相关论文
共 50 条
  • [21] High voltage characteristics of junctionless poly-silicon thin film transistors
    Cheng, Ya-Chi
    Wu, Yung-Chun
    Chen, Hung-Bin
    Han, Ming-Hung
    Lu, Nan-Heng
    Su, Jun-Ji
    Chang, Chun-Yen
    APPLIED PHYSICS LETTERS, 2013, 103 (12)
  • [22] Stress memorization in high-performance FDSOI devices with ultra-thin silicon channels and 25nm gate lengths
    Singh, DV
    Sleight, JW
    Hergenrother, JM
    Ren, Z
    Jenkins, KA
    Dokumaci, O
    Black, L
    Chang, JB
    Nakayama, H
    Chidambarrao, D
    Venigalla, R
    Pan, J
    Natzle, W
    Tessier, BL
    Nomura, A
    Ott, JA
    Ieong, M
    Haensch, W
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 511 - 514
  • [23] Ultra-thin, high performance crystalline silicon tandem cells fabricated on a glass substrate
    Li, Guijun
    Li, He
    Ho, Jacob
    Wong, Man
    Kwok, Hoi-Sing
    SOLAR ENERGY MATERIALS AND SOLAR CELLS, 2015, 141 : 225 - 231
  • [24] A Sputtered Silicon Oxide Electrolyte for High-Performance Thin-Film Transistors
    Xiaochen Ma
    Jiawei Zhang
    Wensi Cai
    Hanbin Wang
    Joshua Wilson
    Qingpu Wang
    Qian Xin
    Aimin Song
    Scientific Reports, 7
  • [25] A Sputtered Silicon Oxide Electrolyte for High-Performance Thin-Film Transistors
    Ma, Xiaochen
    Zhang, Jiawei
    Cai, Wensi
    Wang, Hanbin
    Wilson, Joshua
    Wang, Qingpu
    Xin, Qian
    Song, Aimin
    SCIENTIFIC REPORTS, 2017, 7
  • [26] High-performance fully amorphous bilayer metal-oxide thin film transistors using ultra-thin solution-processed ZrOx dielectric
    Liu, G. X.
    Liu, A.
    Shan, F. K.
    Meng, Y.
    Shin, B. C.
    Fortunato, E.
    Martins, R.
    APPLIED PHYSICS LETTERS, 2014, 105 (11)
  • [27] Synthesis of ultra-thin tellurium nanoflakes on textiles for high-performance flexible and wearable nanogenerators
    He, Wen
    Huynh Van Ngoc
    Qian, Yong Teng
    Hwang, Jae Seok
    Yan, Ya Ping
    Choi, Hongsoo
    Kang, Dae Joon
    APPLIED SURFACE SCIENCE, 2017, 392 : 1055 - 1061
  • [28] High-Performance Ultra-Thin Spectrometer Optical Design Based on Coddington's Equations
    Feng, Zhiwei
    Xia, Guo
    Lu, Rongsheng
    Cai, Xiaobo
    Cui, Hao
    Hu, Mingyong
    SENSORS, 2021, 21 (02) : 1 - 10
  • [29] High-Performance Top-Gate Thin-Film Transistor with an Ultra-Thin Channel Layer
    Yen, Te Jui
    Chin, Albert
    Gritsenko, Vladimir
    NANOMATERIALS, 2020, 10 (11) : 1 - 8
  • [30] Effect of contact liner stress in high-performance FDSOI devices with ultra-thin silicon channels and 30 nm gate lengths
    Singh, DV
    Hergenrother, JM
    Sleight, JW
    Ren, Z
    Nayfeh, H
    Dokumaci, O
    Black, L
    Chidambarrao, D
    Venigalla, R
    Pan, J
    Tessier, BL
    Nomura, A
    Ott, JA
    Khare, M
    Guarini, KW
    Ieong, M
    Haensch, W
    2005 IEEE International SOI Conference, Proceedings, 2005, : 178 - 179