Implementation of High speed, Low PowerModified Vedic Multiplier and Its Application in Lifting based Discrete Wavelet Transform

被引：0

作者：

Desai, Krupa ^{[1
]}

Darji, Anand D. ^{[1
]}

Singapuri, Harikrishna M. ^{[1
]}

机构：

[1] SV Natl Inst Technol, Elect Engn Dept, Surat, Gujarat, India

来源：

PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY | 2019年

关键词：

Modified Vedic Multiplier; Lifting based Discrete Wavelet Transform; VHDL; 180 nm technology; ARCHITECTURE;

D O I：

10.1109/tencon.2019.8929568

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Implementation of 9/7 Lifting based 2D Discrete Wavelet Transform with the use of high speed and low power Modified Vedic Multiplier is proposed in this paper. Number of adders used in conventional multiplier is reduced in the design of modified Vedic multiplier. The architecture has been designed in VHDL language in Xilinx ISE design suit 14.7. The maximum frequency of the proposed multiplier is 83.012 MHz and power is 60.87 mW for Spartan 3E FPGA. The DWT has power dissipation of 1.161 mW for 180 nm Technology.

引用

页码：2387 / 2391

页数：5

共 50 条

[41] Low-power and high-speed VLSI architecture for lifting-based forward and inverse wavelet transform
Lan, XG
Zheng, NN
Liu, YH
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2005, 51 (02) : 379 - 385
[42] Efficient high-speed/low-power line-based architecture for two-dimensional discrete wavelet transform using lifting scheme
Xiong, CY
Tian, JW
Liu, JA
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2006, 16 (02) : 309 - 316
[43] An Efficient Implementation of 2-D Discrete Wavelet Transform for high speed DSP applications
Mandloi, Aditya
Boyat, Ajay
2014 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (IEEE ICCIC), 2014, : 609 - 613
[44] Lifting factorization-based discrete wavelet transform architecture design
Jiang, WQ
Ortega, A
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2001, 11 (05) : 651 - 657
[45] Investigation of Lifting-Based Hardware Architectures for Discrete Wavelet Transform
Salehi, Sayed Ahmad
Sadri, Saeed
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2009, 28 (01) : 1 - 16
[46] An Efficient Architecture for Modified Lifting-Based Discrete Wavelet Transform
Rohan Pinto
Kumara Shama
Sensing and Imaging, 2020, 21
[47] An Efficient Architecture for Modified Lifting-Based Discrete Wavelet Transform
Pinto, Rohan
Shama, Kumara
SENSING AND IMAGING, 2020, 21 (01):
[48] A block-based architecture for lifting scheme discrete wavelet transform
Yang, Chung-Hsien
Wang, Jia-Ching
Wang, Jhing-Fa
Chang, Chi-Wei
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (05) : 1062 - 1071
[49] Investigation of Lifting-Based Hardware Architectures for Discrete Wavelet Transform
Sayed Ahmad Salehi
Saeed Sadri
Circuits, Systems & Signal Processing, 2009, 28
[50] An Efficient Folded Architecture for Lifting-Based Discrete Wavelet Transform
Shi, Guangming
Liu, Weifeng
Zhang, Li
Li, Fu
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (04) : 290 - 294

← 1 2 3 4 5 →