共 50 条
- [1] Memory-efficient and high-speed line-based architecture for 2-D discrete wavelet transform with lifting scheme PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON MULTIMEDIA SYSTEMS & SIGNAL PROCESSING, 2007, : 13 - +
- [2] Efficient architecture for two-dimensional discrete wavelet transform based on lifting scheme ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 225 - 228
- [3] Memory-Efficient and High-Speed VLSI Implementation of Two-Dimensional Discrete Wavelet Transform Using Decomposed Lifting Scheme Journal of Signal Processing Systems, 2010, 61 : 219 - 230
- [4] Memory-Efficient and High-Speed VLSI Implementation of Two-Dimensional Discrete Wavelet Transform Using Decomposed Lifting Scheme JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 61 (02): : 219 - 230
- [6] A fast VLSI architecture for two-dimensional discrete wavelet transform based on lifting scheme 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1661 - 1664
- [8] Efficient parallel architecture for lifting-based two-dimensional discrete wavelet transform PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 75 - 78
- [9] Area-Efficient Line-based Two-dimensional Discrete Wavelet Transform Architecture without Data Buffer ICME: 2009 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-3, 2009, : 1094 - 1097
- [10] Generic RAM-based architecture for two-dimensional discrete wavelet transform with line-based method APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 363 - 366