共 50 条
- [41] High-Speed Configurable VLSI Architecture of a General Purpose Lifting-Based Discrete Wavelet Processor E-BUSINESS AND TELECOMMUNICATIONS, 2009, 48 : 318 - 330
- [42] Parallel Pipelined VLSI Architectures for Lifting-based Two-dimensional Forward Discrete Wavelet Transform PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL ACQUISITION AND PROCESSING, 2009, : 18 - 25
- [43] Lifting-based VLSI architectures for two-dimensional discrete wavelet transform for effective image compression IMECS 2008: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2008, : 339 - 347
- [45] Multiplier Less High Speed VLSI Architecture for Lifting Based 1-D Discrete Wavelet Transform 2016 INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2016,
- [46] Pipeline, memory-efficient and programmable architecture for 2D discrete wavelet transform using lifting scheme IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (06): : 703 - 708
- [48] Low-Power implementation of a 4x4 two-dimensional Discrete Pascal Transform 2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 722 - 725
- [49] Implementation of High speed, Low PowerModified Vedic Multiplier and Its Application in Lifting based Discrete Wavelet Transform PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY, 2019, : 2387 - 2391
- [50] A low-power and high-speed quaternary interconnection link using efficient converters 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4689 - 4692