Efficient high-speed/low-power line-based architecture for two-dimensional discrete wavelet transform using lifting scheme

被引:28
|
作者
Xiong, CY [1 ]
Tian, JW
Liu, JA
机构
[1] Huazhong Univ Sci & Technol, Educ Minist Image Proc & Intelligent Control, Key Lab, Inst Pattern Recognit & Artificial Intelligence, Wuhan 430074, Peoples R China
[2] S Ctr Univ Nationalities, Coll Elect Informat Engn, Wuhan 430074, Peoples R China
关键词
discrete wavelet transform (DWT); highspeed/lower power; lifting scheme; pipelined;
D O I
10.1109/TCSVT.2005.860121
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Efficient line-based architectures for two-dimensional discrete wavelet transform (2-D DWT) are presented in this paper. We first present a four-input/four-output architecture for direct 2-D DWT that 1-level decomposition of a N x N image could be performed in approximately N-2/4 intra-working clock cycles (ccs), where the parallelism among four subbands transforms in lifting-based 2-D DWT is explored. By using this four-input/four-output architecture, we propose a novel pipelined architecture for multilevel 2-D DWT that can perform a complete dyadic decomposition of N x N image in approximately N-2/4 ccs. Performance analysis and comparison results demonstrate that, the proposed architectures have faster throughput rate and good performance in terms of production of throughput rate and hardware cost, as well as hardware utilization. The proposed pipelined architecture could be an efficient alternative for high-speed and/or low-power applications.
引用
收藏
页码:309 / 316
页数:8
相关论文
共 50 条
  • [41] High-Speed Configurable VLSI Architecture of a General Purpose Lifting-Based Discrete Wavelet Processor
    Guntoro, Andre
    Keil, Hans-Peter
    Glesner, Manfred
    E-BUSINESS AND TELECOMMUNICATIONS, 2009, 48 : 318 - 330
  • [42] Parallel Pipelined VLSI Architectures for Lifting-based Two-dimensional Forward Discrete Wavelet Transform
    Koko, Ibrahim Saeed
    Agustiawan, Herman
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL ACQUISITION AND PROCESSING, 2009, : 18 - 25
  • [43] Lifting-based VLSI architectures for two-dimensional discrete wavelet transform for effective image compression
    Saeed, Ibrahim
    Agustiawan, Herman
    IMECS 2008: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2008, : 339 - 347
  • [44] On-chip memory optimization scheme for VLSI implementation of line-based two-dimentional discrete wavelet transform
    Cheng, Chih-Chi
    Huang, Chao-Tsung
    Chen, Ching-Yeh
    Lian, Chung-Jr
    Chen, Liang-Gee
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (07) : 814 - 822
  • [45] Multiplier Less High Speed VLSI Architecture for Lifting Based 1-D Discrete Wavelet Transform
    Dahiya, Vidyanand
    Singhal, Manish
    Joshi, Amit
    2016 INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2016,
  • [46] Pipeline, memory-efficient and programmable architecture for 2D discrete wavelet transform using lifting scheme
    Fatemi, O
    Bolouki, S
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (06): : 703 - 708
  • [47] High throughput and energy efficient two-dimensional inverse discrete cosine transform architecture
    Tziortzios, Thomas
    Dokouzyannis, Stavros
    IET IMAGE PROCESSING, 2013, 7 (05) : 533 - 541
  • [48] Low-Power implementation of a 4x4 two-dimensional Discrete Pascal Transform
    Izumi, Branden
    Nepal, Kundan
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 722 - 725
  • [49] Implementation of High speed, Low PowerModified Vedic Multiplier and Its Application in Lifting based Discrete Wavelet Transform
    Desai, Krupa
    Darji, Anand D.
    Singapuri, Harikrishna M.
    PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY, 2019, : 2387 - 2391
  • [50] A low-power and high-speed quaternary interconnection link using efficient converters
    Philippe, JM
    Pillement, S
    Sentieys, O
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4689 - 4692