Implementation of High speed, Low PowerModified Vedic Multiplier and Its Application in Lifting based Discrete Wavelet Transform

被引：0
|
作者：
Desai, Krupa [1 ]
Darji, Anand D. [1 ]
Singapuri, Harikrishna M. [1 ]
机构：
[1] SV Natl Inst Technol, Elect Engn Dept, Surat, Gujarat, India
来源：
PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY | 2019年
关键词：
Modified Vedic Multiplier; Lifting based Discrete Wavelet Transform; VHDL; 180 nm technology; ARCHITECTURE;
D O I：
10.1109/tencon.2019.8929568
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Implementation of 9/7 Lifting based 2D Discrete Wavelet Transform with the use of high speed and low power Modified Vedic Multiplier is proposed in this paper. Number of adders used in conventional multiplier is reduced in the design of modified Vedic multiplier. The architecture has been designed in VHDL language in Xilinx ISE design suit 14.7. The maximum frequency of the proposed multiplier is 83.012 MHz and power is 60.87 mW for Spartan 3E FPGA. The DWT has power dissipation of 1.161 mW for 180 nm Technology.
引用
收藏
页码：2387 / 2391
页数：5
相关论文
共 50 条
  • [1] High Speed and Area Efficient Discrete Wavelet Transform using Vedic Multiplier
    Tripathi, Satyendra
    Singh, Ashutosh Kumar
    2015 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN), 2015, : 363 - 367
  • [2] Implementation of Lifting Scheme Discrete Wavelet Transform Using Modified Multiplier
    Kumar, G. Kishore
    Balaji, N.
    ADVANCED COMPUTATIONAL AND COMMUNICATION PARADIGMS, VOL 1, 2018, 475 : 345 - 350
  • [3] VLSI architectures for high speed and low power implementation of 5/3 lifting discrete wavelet transform
    Bhanu, N. Usha
    Chilambuchelvan, A.
    International Journal of Computational Science and Engineering, 2016, 12 (2-3) : 254 - 263
  • [4] Multiplier Less High Speed VLSI Architecture for Lifting Based 1-D Discrete Wavelet Transform
    Dahiya, Vidyanand
    Singhal, Manish
    Joshi, Amit
    2016 INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2016,
  • [5] High Speed Multiplier Implementation Based on Vedic Mathematics
    Meghana, V.
    Sandhya, S.
    Aparna, R.
    Gururaj, C.
    2015 INTERNATIONAL CONFERENCE ON SMART SENSORS AND SYSTEMS (IC-SSS 2015), 2015,
  • [6] Efficient implementation of lifting-based discrete wavelet transform
    Liao, HY
    Mandal, MK
    Cockburn, R
    ELECTRONICS LETTERS, 2002, 38 (18) : 1010 - 1012
  • [7] FPGA-based parallel implementation for the lifting discrete wavelet transform
    Aranki, N
    Jiang, WQ
    Ortega, A
    PARALLEL AND DISTRIBUTED METHODS FOR IMAGE PROCESSING IV, 2000, 4118 : 96 - 107
  • [8] Implementation Of 64Bit High Speed Multiplier For DSP Application-Based On Vedic Mathematics
    Jinesh, S.
    Ramesh, P.
    Thomas, Josmin
    TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,
  • [9] Implementation of High Speed Vedic Multiplier using Modified Adder
    Akila, M.
    Gowribala, C.
    Shaby, S. Maflin
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 2244 - 2248
  • [10] VLSI Design of High Speed Vedic Multiplier for FPGA Implementation
    Gavali, Kapil Ram
    Kadam, Poonam
    PROCEEDINGS OF 2ND IEEE INTERNATIONAL CONFERENCE ON ENGINEERING & TECHNOLOGY ICETECH-2016, 2016, : 936 - 939
12345