Implementation of High speed, Low PowerModified Vedic Multiplier and Its Application in Lifting based Discrete Wavelet Transform

被引：0

作者：

Desai, Krupa ^{[1
]}

Darji, Anand D. ^{[1
]}

Singapuri, Harikrishna M. ^{[1
]}

机构：

[1] SV Natl Inst Technol, Elect Engn Dept, Surat, Gujarat, India

来源：

PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY | 2019年

关键词：

Modified Vedic Multiplier; Lifting based Discrete Wavelet Transform; VHDL; 180 nm technology; ARCHITECTURE;

D O I：

10.1109/tencon.2019.8929568

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Implementation of 9/7 Lifting based 2D Discrete Wavelet Transform with the use of high speed and low power Modified Vedic Multiplier is proposed in this paper. Number of adders used in conventional multiplier is reduced in the design of modified Vedic multiplier. The architecture has been designed in VHDL language in Xilinx ISE design suit 14.7. The maximum frequency of the proposed multiplier is 83.012 MHz and power is 60.87 mW for Spartan 3E FPGA. The DWT has power dissipation of 1.161 mW for 180 nm Technology.

引用

页码：2387 / 2391

页数：5

共 50 条

[31] Undecimated wavelet transform based on lifting scheme and its application in fault diagnosis
Duan, Chendong
Li, Lingjun
He, Zhengjia
Jixie Qiandu/Journal of Mechanical Strength, 2006, 28 (06): : 796 - 799
[32] High-speed VLSI implementation of 2-d discrete wavelet transform
Cheng, Chao
Parhi, Keshab K.
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2008, 56 (01) : 393 - 403
[33] VLSI implementation of lifting discrete wavelet transform using the 5/3 filter
Chen, PY
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2002, E85D (12) : 1893 - 1897
[34] Lifting structure implementation of discrete wavelet transform for filter bank 5/3
Hahanova, Irina
Pobegenko, Irina
Ghribi, Wade
Kteiman, Hassan
TCSET 2006: MODERN PROBLEMS OF RADIO ENGINEERING, TELECOMMUNICATIONS AND COMPUTER SCIENCE, PROCEEDINGS, 2006, : 38 - 40
[35] VLSI architecture of low memory and high speed 2-D lifting-based discrete wavelet transform for JPEG2000 applications
Chiang, JS
Hsia, CH
Chen, HJ
Lo, TJ
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4554 - 4557
[36] Design of High Speed Vedic Multiplier using Multiplexer based Adder
Antony, Saji. M.
Prasanthi, S. Sri Ranjani
Indu, S.
Pandey, Rajeshwari
2015 INTERNATIONAL CONFERENCE ON CONTROL COMMUNICATION & COMPUTING INDIA (ICCC), 2015, : 448 - 453
[37] Memory-Efficient and High-Speed VLSI Implementation of Two-Dimensional Discrete Wavelet Transform Using Decomposed Lifting Scheme
Peng Cao
Chao Wang
Long X. Shi
Journal of Signal Processing Systems, 2010, 61 : 219 - 230
[38] An efficient VLSI implementation of lifting based forward discrete wavelet transform processor for JPEG200
Bhuyan, M. S.
Amin, Nowshad
Madesa, Md. Azrul Hasni
Islam, Md. Shabiul
LECTURE NOTES IN SIGNAL SCIENCE, INTERNET AND EDUCATION (SSIP'07/MIV'07/DIWEB'07), 2007, : 177 - +
[39] FPGA IMPLEMENTATION OF HIGH SPEED VEDIC MULTIPLIER USING CSLA FOR PARALLEL FIR ARCHITECTURE
Naaz, Amina S.
Pradeep, M. N.
Bhairannawar, Satish
Halvi, Srinivas
2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
[40] Memory-Efficient and High-Speed VLSI Implementation of Two-Dimensional Discrete Wavelet Transform Using Decomposed Lifting Scheme
Cao, Peng
Wang, Chao
Shi, Long X.
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 61 (02): : 219 - 230

← 1 2 3 4 5 →