Reconfigurable FIR Filter Using Distributed Arithmetic Residue Number System Algorithm Based on Thermometer Coding

被引:0
|
作者
Jayashri, S. [1 ]
Saranya, P. [1 ]
机构
[1] Adhiparasakthi Engn Coll, Elect & Commun Engn, Melmaruvathur, Tamil Nadu, India
关键词
Distributed Arithmetic; FIR Filter; Multiplier less; Residue Number System; Thermometer code;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hardware implementation of FIR Filter has major applications in Analog and Digital areas. In digital signal processing FIR filters are used in separation of signals and in signal restoration purpose. The filter in the existing method is designed using multiplier technique which increases the area, delay, power and also designed using multiplier less technique by using binary input which requires much scaling. It is aimed to design a reconfigurable FIR filter which reduces area, delay also improves the speed and performance. In this method the input is converted into its residues by introducing residue number system and encoded as thermometer code which provides a simple means to perform modular inner product computation. The proposed work is designed using distributed arithmetic algorithm by introducing inner product computation method. The reconfigurable FIR filter is designed using reconfigurable look up table. The reconfigurable filter is coded using Veri log code and synthesized using Cadence Software.
引用
下载
收藏
页数:5
相关论文
共 50 条
  • [1] Low power FIR filter FPGA implementation based on distributed arithmetic and residue number system
    Wang, W
    Swamy, MNS
    Ahmad, MO
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 102 - 105
  • [2] Reconfigurable FIR Filter Using Distributed Arithmetic on FPGAs
    Kumm, Martin
    Moeller, Konrad
    Zipf, Peter
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2058 - 2061
  • [3] Partial Reconfigurable FIR Filtering System Using Distributed Arithmetic
    Llamocca, Daniel
    Pattichis, Marios
    Vera, G. Alonzo
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2010, 2010
  • [4] Modeling and simulation of FIR filter using distributed arithmetic algorithm on FPGA
    Rai, Amrita
    Roy, Ajay
    Qamar, Shamimul
    Saif, Abdulelah G. F.
    Hamoda, Magdi Mohammad
    Azeem, Abdul
    Mohammed, Salman Arafath
    MULTIMEDIA TOOLS AND APPLICATIONS, 2024, 83 (31) : 75855 - 75868
  • [5] Evolvable Hardware Architecture Using Genetic Algorithm for Distributed Arithmetic FIR Filter
    Krishnaveni, K.
    Ranjith, C.
    Rani, S. P. Joy Vasantha
    ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY COMPUTATIONS IN ENGINEERING SYSTEMS, ICAIECES 2016, 2017, 517 : 295 - 304
  • [6] A Low Power FIR Filter Structure Based on a Modified Distributed Arithmetic Algorithm
    Zhou, Lianfang
    Xia, Yinshui
    Wang, Shiheng
    2013 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2013,
  • [7] VLSI IMPLEMENTATION IN MULTIPLE-VALUED LOGIC OF AN FIR DIGITAL-FILTER USING RESIDUE NUMBER SYSTEM ARITHMETIC
    SODERSTRAND, MA
    ESCOTT, RA
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1986, 33 (01): : 5 - 25
  • [8] Distributed Arithmetic FIR Filter for Electrical Resistance Tomography System
    Xu, Cong
    Dong, Feng
    Zhang, Zhiqiang
    2011 CHINESE CONTROL AND DECISION CONFERENCE, VOLS 1-6, 2011, : 3548 - 3553
  • [9] Design and implementation of Least Mean Square adaptive FIR filter using offset binary coding based Distributed Arithmetic
    Kalaiyarasi, D.
    Reddy, T. Kalpalatha
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 71
  • [10] Energy Efficient FIR Filter Design Using Distributed Arithmetic
    Ganjikunta G.K.
    Mohammed M.B.
    Sibghatullah I.K.
    Journal of Shanghai Jiaotong University (Science), 2024, 29 (06) : 1023 - 1027