共 50 条
- [1] Low power FIR filter FPGA implementation based on distributed arithmetic and residue number system PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 102 - 105
- [2] Reconfigurable FIR Filter Using Distributed Arithmetic on FPGAs 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2058 - 2061
- [5] Evolvable Hardware Architecture Using Genetic Algorithm for Distributed Arithmetic FIR Filter ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY COMPUTATIONS IN ENGINEERING SYSTEMS, ICAIECES 2016, 2017, 517 : 295 - 304
- [6] A Low Power FIR Filter Structure Based on a Modified Distributed Arithmetic Algorithm 2013 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2013,
- [7] VLSI IMPLEMENTATION IN MULTIPLE-VALUED LOGIC OF AN FIR DIGITAL-FILTER USING RESIDUE NUMBER SYSTEM ARITHMETIC IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1986, 33 (01): : 5 - 25
- [8] Distributed Arithmetic FIR Filter for Electrical Resistance Tomography System 2011 CHINESE CONTROL AND DECISION CONFERENCE, VOLS 1-6, 2011, : 3548 - 3553