Energy Efficient FIR Filter Design Using Distributed Arithmetic

被引：0
|
作者：
Ganjikunta G.K. [1 ]
Mohammed M.B. [1 ]
Sibghatullah I.K. [1 ]
机构：
[1] Department of Electronics and Communication Engineering, Sreenidhi Institute of Science and Technology, Telangana, Hyderabad
来源：
Journal of Shanghai Jiaotong University (Science) | 2024年 / 29卷 / 06期
关键词：
A; biomedical signal processing; distributed arithmetic (DA); dynamic voltage and frequency scaling; serial finite impulse response (FIR) filter; TN; 713;
D O I：
10.1007/s12204-022-2490-x
中图分类号：
学科分类号：
摘要：
This paper presents a distributed arithmetic (DA) architecture that can efficiently implement finite impulse response (FIR) filters for biomedical signal processor applications. FIR filter design is more efficient when it uses a look-up table (LUT)-based technique rather than a serial one. The design’s performance and efficiency can be improved by using segmented memory banks as well as memory lookup for multiply operation. Verilog HDL is used to model the proposed design, and Synopsys Design Compiler tool is used for synthesis. The FIR filter architecture utilizing DA results in a 24.82% reduction in total power compared with the serial FIR structure. © 2022, Shanghai Jiao Tong University.
引用
收藏
页码：1023 / 1027
相关论文
共 50 条
  • [1] Area-efficient FIR filter design on FPGAs using distributed arithmetic
    Longa, Patrick
    Miri, Ali
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2006, : 248 - +
  • [2] Design and Implementation of Efficient Adaptive FIR Filter based on Distributed Arithmetic
    Joanna, S. Ruth
    Anathalakshmi, A. V.
    [J]. 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [3] Distributed arithmetic for FIR filter design on FPGA
    Wang, Sen
    Bin, Tang
    Zhu, Jun
    [J]. 2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 620 - +
  • [4] An Efficient Modified Distributed Arithmetic Architecture Suitable for FIR Filter
    Narendiran, S.
    Jayakumar, E. P.
    [J]. 2021 SIXTH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2021, : 89 - 93
  • [5] A High-Performance and Energy-Efficient FIR Adaptive Filter Using Approximate Distributed Arithmetic Circuits
    Jiang, Honglan
    Liu, Leibo
    Jonker, Pieter P.
    Elliott, Duncan G.
    Lombardi, Fabrizio
    Han, Jie
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (01) : 313 - 326
  • [6] Reconfigurable FIR Filter Using Distributed Arithmetic on FPGAs
    Kumm, Martin
    Moeller, Konrad
    Zipf, Peter
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2058 - 2061
  • [7] Design analysis of a distributed arithmetic adaptive FIR filter on an FPGA
    Huang, W
    Krishnan, V
    Allred, D
    Yoo, H
    [J]. CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 926 - 930
  • [8] Distributed arithmetic-FIR filter design using Approximate Karatsuba Multiplier and VLCSA
    Krishnan, Sakkarai Samy Hari
    Vidhya, Krishnan
    [J]. EXPERT SYSTEMS WITH APPLICATIONS, 2024, 249
  • [9] Efficient Architecture for the Realization of 2-D Adaptive FIR Filter Using Distributed Arithmetic
    Prabhat Chandra Shrivastava
    Prashant Kumar
    Manish Tiwari
    Amit Dhawan
    [J]. Circuits, Systems, and Signal Processing, 2021, 40 : 1458 - 1478
  • [10] Efficient Architecture for the Realization of 2-D Adaptive FIR Filter Using Distributed Arithmetic
    Shrivastava, Prabhat Chandra
    Kumar, Prashant
    Tiwari, Manish
    Dhawan, Amit
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (03) : 1458 - 1478
12345