Analytical Modeling of Double-Gate and Nanowire Junctionless ISFETs

被引:10
|
作者
Yesayan, Ashkhen [1 ,2 ]
Jazaeri, Farzan [1 ]
Sallese, Jean-Michel [1 ]
机构
[1] Swiss Fed Inst Technol Lausanne, CH-1015 Lausanne, Switzerland
[2] Inst Radiophys & Elect NAS RA, Ashtarak 0203, Armenia
基金
瑞士国家科学基金会;
关键词
Double-gate field-effect-transistors (DG-FETs); ion-sensitive FET (ISFET); junctionless (JL); nanowire (NW); pH sensitivity; sensor; FETS; TRANSISTORS; OPERATION; SENSOR; CMOS;
D O I
10.1109/TED.2020.2965167
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we present a theoretical analysis of a junctionless (JL), ion-sensitive, field-effect-transistor (ISFET), self-consistently combining the electrochemical interaction between the semiconductor-insulator interface and the surrounding electrolyte medium. Incorporating charge-based core relationships for the nanowire (NW) and planar double gate (DG) JL FETs with basic relations governing the electrolyte-insulator proton exchanges, we predict the output characteristics of the NW and DG JL ISFETs with respect to pH for all the regions of operation. This hybrid charge-based approach of JL ISFETs is fully validated by COMSOL Multiphysics simulations without the need to introduce any fitting parameters. These developments are suitable for implementation in circuit simulators as well as for fast prototyping by tuning the technological parameters and estimate their impact on the device performances, including the electrolyte medium.
引用
收藏
页码:1157 / 1164
页数:8
相关论文
共 50 条
  • [1] Compact Modeling for Double-Gate Junctionless MOSFET
    Lin, Xinnan
    Li, Wentao
    Lou, Haijun
    2019 8TH INTERNATIONAL SYMPOSIUM ON NEXT GENERATION ELECTRONICS (ISNE), 2019,
  • [2] Analytical Model for Junctionless Double-Gate FET in Subthreshold Region
    Shin, Yong Hyeon
    Weon, Sungwoo
    Hong, Daesik
    Yun, Ilgu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (04) : 1433 - 1440
  • [3] Analytical Modeling of Junctionless Surrounding Gate Silicon Nanowire Transitors
    Pandian, M. Karthigai
    Balamurugan, N. B.
    Manikandan, S.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2014, 9 (04) : 468 - 473
  • [4] From Double to Triple Gate: Modeling Junctionless Nanowire Transistors
    Paz, Bruna Cardoso
    Pavanello, Marcelo Antonio
    Casse, Mikael
    Barraud, Sylvain
    Reimbold, Gilles
    Faynot, Olivier
    Avila-Herrera, Fernando
    Cerdeira, Antonio
    2015 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2015, : 5 - 8
  • [5] Charge-Based Modeling of Double-Gate and Nanowire Junctionless FETs Including Interface-Trapped Charges
    Yesayan, Ashkhen
    Jazaeri, Farzan
    Sallese, Jean-Michel
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (03) : 1368 - 1374
  • [6] Trans-Capacitance Modeling in Junctionless Symmetric Double-Gate MOSFETs
    Jazaeri, Farzan
    Barbut, Lucian
    Sallese, Jean-Michel
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (12) : 4034 - 4040
  • [7] A RIGOROUS ANALYTICAL MODEL FOR SHORT-CHANNEL JUNCTIONLESS DOUBLE-GATE MOSFETS
    Jiang, Chunsheng
    Liang, Renrong
    Wang, Jing
    Xu, Jun
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [8] Explicit Analytical Current-Voltage Model for Double-Gate Junctionless Transistors
    Hwang, Byeong-Woon
    Yang, Ji-Woon
    Lee, Seok-Hee
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (01) : 171 - 177
  • [9] Analytical Threshold Voltage Model of Junctionless Double-Gate MOSFETs With Localized Charges
    Woo, Jong-Ho
    Choi, Ji-Min
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (09) : 2951 - 2955
  • [10] An analytical I-V model of SiC double-gate junctionless MOSFETs
    Li, Yi
    Zhou, Tao
    Guo, Zixuan
    Yang, Yuqiu
    Wu, Junyao
    Cai, Huan
    Wang, Jun
    Yin, Jungang
    Huang, Wenqing
    Zhang, Miao
    Hou, Nianxing
    Liu, Qin
    Deng, Linfeng
    Microelectronics Journal, 154