Analytical Modeling of Double-Gate and Nanowire Junctionless ISFETs

被引:10
|
作者
Yesayan, Ashkhen [1 ,2 ]
Jazaeri, Farzan [1 ]
Sallese, Jean-Michel [1 ]
机构
[1] Swiss Fed Inst Technol Lausanne, CH-1015 Lausanne, Switzerland
[2] Inst Radiophys & Elect NAS RA, Ashtarak 0203, Armenia
基金
瑞士国家科学基金会;
关键词
Double-gate field-effect-transistors (DG-FETs); ion-sensitive FET (ISFET); junctionless (JL); nanowire (NW); pH sensitivity; sensor; FETS; TRANSISTORS; OPERATION; SENSOR; CMOS;
D O I
10.1109/TED.2020.2965167
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we present a theoretical analysis of a junctionless (JL), ion-sensitive, field-effect-transistor (ISFET), self-consistently combining the electrochemical interaction between the semiconductor-insulator interface and the surrounding electrolyte medium. Incorporating charge-based core relationships for the nanowire (NW) and planar double gate (DG) JL FETs with basic relations governing the electrolyte-insulator proton exchanges, we predict the output characteristics of the NW and DG JL ISFETs with respect to pH for all the regions of operation. This hybrid charge-based approach of JL ISFETs is fully validated by COMSOL Multiphysics simulations without the need to introduce any fitting parameters. These developments are suitable for implementation in circuit simulators as well as for fast prototyping by tuning the technological parameters and estimate their impact on the device performances, including the electrolyte medium.
引用
收藏
页码:1157 / 1164
页数:8
相关论文
共 50 条
  • [31] Double-Gate Nanowire Field Effect Transistor for a Biosensor
    Ahn, Jae-Hyuk
    Choi, Sung-Jin
    Han, Jin-Woo
    Park, Tae Jung
    Lee, Sang Yup
    Choi, Yang-Kyu
    NANO LETTERS, 2010, 10 (08) : 2934 - 2938
  • [32] Performance Analysis of Gate Electrode Work Function Variations in Double-gate Junctionless FET
    Sandeep Kumar
    Arun Kumar Chatterjee
    Rishikesh Pandey
    Silicon, 2021, 13 : 3447 - 3459
  • [33] A Common Core Model for Junctionless Nanowires and Symmetric Double-Gate FETs
    Sallese, Jean-Michel
    Jazaeri, Farzan
    Barbut, Lucian
    Chevillon, Nicolas
    Lallement, Christophe
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (12) : 4277 - 4280
  • [34] Estimation of Process-Induced Variations In Double-Gate Junctionless Transistor
    Baruah, Ratul Kumar
    Paily, Roy P.
    2012 5TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC), 2012,
  • [35] Advanced analytical modeling of double-gate Tunnel-FETs - A performance evaluation
    Graef, Michael
    Hosenfeld, Fabian
    Horst, Fabian
    Farokhnejad, Atieh
    Hain, Franziska
    Iniguez, Benjamin
    Kloes, Alexander
    SOLID-STATE ELECTRONICS, 2018, 141 : 31 - 39
  • [36] Physical modeling of double-gate transistor
    Zebrev, GI
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 303 - 306
  • [37] Compact modeling of the subthreshold characteristics of junctionless double-gate FETs including the source/drain extension regions
    Bae, Min Soo
    Yun, Ilgu
    SOLID-STATE ELECTRONICS, 2019, 156 : 48 - 57
  • [38] Implementation of Double-Gate Junctionless Transistor and its Circuit Performance Analysis
    Joshi, Rhushikesh K.
    Arjun, T. V.
    Ahish, S.
    Sharma, Dheeraj
    Vasantha, M. H.
    Kumar, Y. B. N.
    PROCEEDINGS OF THE 2016 IEEE STUDENTS' TECHNOLOGY SYMPOSIUM (TECHSYM), 2016, : 278 - 283
  • [39] Comparative Study of Process Variations in Junctionless and Conventional Double-Gate MOSFETs
    Chen, Chun-Yu
    Lin, Jyi-Tsong
    Chiang, Meng-Hsueh
    2013 IEEE 8TH NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE (NMDC), 2013, : 81 - 83
  • [40] Empirical Model for Nonuniformly Doped Symmetric Double-Gate Junctionless Transistor
    Kumari, Vandana
    Kumar, Ayush
    Saxena, Manoj
    Gupta, Mridula
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (01) : 314 - 321