Analytical Modeling of Double-Gate and Nanowire Junctionless ISFETs

被引:10
|
作者
Yesayan, Ashkhen [1 ,2 ]
Jazaeri, Farzan [1 ]
Sallese, Jean-Michel [1 ]
机构
[1] Swiss Fed Inst Technol Lausanne, CH-1015 Lausanne, Switzerland
[2] Inst Radiophys & Elect NAS RA, Ashtarak 0203, Armenia
基金
瑞士国家科学基金会;
关键词
Double-gate field-effect-transistors (DG-FETs); ion-sensitive FET (ISFET); junctionless (JL); nanowire (NW); pH sensitivity; sensor; FETS; TRANSISTORS; OPERATION; SENSOR; CMOS;
D O I
10.1109/TED.2020.2965167
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we present a theoretical analysis of a junctionless (JL), ion-sensitive, field-effect-transistor (ISFET), self-consistently combining the electrochemical interaction between the semiconductor-insulator interface and the surrounding electrolyte medium. Incorporating charge-based core relationships for the nanowire (NW) and planar double gate (DG) JL FETs with basic relations governing the electrolyte-insulator proton exchanges, we predict the output characteristics of the NW and DG JL ISFETs with respect to pH for all the regions of operation. This hybrid charge-based approach of JL ISFETs is fully validated by COMSOL Multiphysics simulations without the need to introduce any fitting parameters. These developments are suitable for implementation in circuit simulators as well as for fast prototyping by tuning the technological parameters and estimate their impact on the device performances, including the electrolyte medium.
引用
收藏
页码:1157 / 1164
页数:8
相关论文
共 50 条
  • [21] Analytical Modeling of Channel Potential and Threshold Voltage of Double-Gate Junctionless FETs With a Vertical Gaussian-Like Doping Profile
    Singh, Balraj
    Gola, Deepti
    Singh, Kunal
    Goel, Ekta
    Kumar, Sanjay
    Jit, Satyabrata
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (06) : 2299 - 2305
  • [22] Short Channel Continuous Model for Double-Gate Junctionless Transistors
    Paz, Bruna Cardoso
    Pavanello, Marcelo Antonio
    Avila, Fernando
    Cerdeira, Antonio
    2014 INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICCDCS), 2014,
  • [23] Double-Gate Junctionless Transistor for Low Power Digital Applications
    Baruah, Ratul Kumar
    Paily, Roy P.
    2013 1ST INTERNATIONAL CONFERENCE ON EMERGING TRENDS AND APPLICATIONS IN COMPUTER SCIENCE (ICETACS), 2013, : 23 - 26
  • [24] Hole Mobility Model for Si Double-Gate Junctionless Transistors
    Chen, Fan
    Wei, Kangliang
    Sha, Wei E. I.
    Huang, Jun Z.
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [25] Design Transmission Gates Using Double-Gate Junctionless TFETs
    Bhattacharya, Sabitabrata
    Tripathi, Suman Lata
    Nayana, G. H.
    SILICON, 2024, 16 (08) : 3359 - 3372
  • [26] Improved Analytical Potential Modeling in Double-Gate Tunnel-FETs
    Graef, Michael
    Holtij, Thomas
    Hain, Franziska
    Kloes, Alexander
    Iniguez, Benjamin
    2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 49 - 53
  • [27] Compact core model for Symmetric Double-Gate Junctionless Transistors
    Cerdeira, A.
    Avila, F.
    Iniguez, B.
    de Souza, M.
    Pavanello, M. A.
    Estrada, M.
    SOLID-STATE ELECTRONICS, 2014, 94 : 91 - 97
  • [28] Analytical Drain Current Modeling of The Double-Gate Tunnel-FETs
    Naseri, Banafshe
    Hosseini, Ebrahim
    2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020,
  • [29] Role of the extensions in Double-Gate Junctionless MOSFETs in the drain current at high gate voltage
    Cerdeira, Antonio
    Avila Herrera, Fernando
    Paz, Bruna Cardoso
    Estrada, Magali
    Pavanello, Marcelo Antonio
    2015 30TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2015,
  • [30] Performance Analysis of Gate Electrode Work Function Variations in Double-gate Junctionless FET
    Kumar, Sandeep
    Chatterjee, Arun Kumar
    Pandey, Rishikesh
    SILICON, 2021, 13 (10) : 3447 - 3459