Compact modeling of the subthreshold characteristics of junctionless double-gate FETs including the source/drain extension regions

被引:9
|
作者
Bae, Min Soo [1 ]
Yun, Ilgu [1 ]
机构
[1] Yonsei Univ, Dept Elect & Elect Engn, Seoul, South Korea
关键词
Junctionless double-gate FET; Compact model; Source/drain extension regions; Poisson equation; Subthreshold region; THRESHOLD VOLTAGE MODEL; MOSFETS; TRANSISTORS;
D O I
10.1016/j.sse.2019.03.064
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the gate length shrinking to a few tens of nanometers, junctionless double-gate field-effect transistors (JL DG FETs) have become widely studied. In the subthreshold region, the electrical characteristics of JL DG FETs are sensitive to device parameters such as channel length, channel thickness, oxide thickness, doping concentration, and whether there are source/drain (S/D) extension regions or not. Therefore, it is essential for device engineers to develop compact models to run circuit simulations. In this paper, a compact JL DG FET model including S/D extension regions in the subthreshold region is proposed. Based on the superposition of the 1D Poisson equation and the 2D Laplace equation, the potential model is developed with and without S/D extension regions. Moreover, the subthreshold current, subthreshold slope, threshold voltage, and the drain induced barrier lowering are extracted without numerical iteration. The modeling results were verified with an ATLAS TCAD simulator and compared with a conventional undoped DG FET. We showed that the JL DG FET using the proposed compact model has better short-channel characteristics than the undoped DG FET with S/D extension regions, and we recommend that the doping concentration in the JL DG FET should be lighter for better subthreshold characteristics.
引用
收藏
页码:48 / 57
页数:10
相关论文
共 50 条
  • [1] Unified compact model for junctionless multiple-gate FETs including source/drain extension regions
    Bae, Min Soo
    Yun, Ilgu
    PHYSICA SCRIPTA, 2020, 95 (12)
  • [2] Subthreshold Modeling of Graded Channel Double Gate Junctionless FETs
    Duksh, Yograj Singh
    Singh, Balraj
    Gola, Deepti
    Tiwari, Pramod Kumar
    Jit, Satyabrata
    SILICON, 2021, 13 (04) : 1231 - 1238
  • [3] Compact Modeling for Double-Gate Junctionless MOSFET
    Lin, Xinnan
    Li, Wentao
    Lou, Haijun
    2019 8TH INTERNATIONAL SYMPOSIUM ON NEXT GENERATION ELECTRONICS (ISNE), 2019,
  • [4] Subthreshold Modeling of Graded Channel Double Gate Junctionless FETs
    Yograj Singh Duksh
    Balraj Singh
    Deepti Gola
    Pramod Kumar Tiwari
    Satyabrata Jit
    Silicon, 2021, 13 : 1231 - 1238
  • [5] Compact Model for Double-Gate Tunnel FETs With Gate-Drain Underlap
    Xu, Peng
    Lou, Haijun
    Zhang, Lining
    Yu, Zhonghua
    Lin, Xinnan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) : 5242 - 5248
  • [6] A compact model of subthreshold characteristics for short channel double-gate junctionless field effect transistors
    Jin, Xiaoshi
    Liu, Xi
    Chuai, Rongyan
    Lee, Jung-Hee
    Lee, Jong-Ho
    EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS, 2014, 65 (03):
  • [7] Numerical investigation of nanoscale double-gate junctionless MOSFET with drain and source extensions including interfacial defects
    Bentrcia, Toufik
    Djeffal, Faycal
    Arar, Djemai
    Meguellati, M.
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 13 NO 4, 2016, 13 (04): : 151 - 155
  • [8] Modeling Asymmetric Operation in Double-Gate Junctionless FETs by Means of Symmetric Devices
    Jazaeri, Farzan
    Barbut, Lucian
    Sallese, Jean-Michel
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (12) : 3962 - 3970
  • [9] Analytical Drain Current Modeling of The Double-Gate Tunnel-FETs
    Naseri, Banafshe
    Hosseini, Ebrahim
    2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020,
  • [10] Generalized Charge-Based Model of Double-Gate Junctionless FETs, Including Inversion
    Jazaeri, Farzan
    Barbut, Lucian
    Sallese, Jean-Michel
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (10) : 3553 - 3557