A 2 x 20-Gb/s, 1.2-pJ/bit, Time-Interleaved Optical Receiver in 40-nm CMOS

被引：0
|
作者：
Huang, Shih-Hao [1 ]
Hung, Zheng-Hao [1 ]
Chen, Wei-Zen [1 ]
机构：
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30010, Taiwan
来源：
2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC) | 2014年
关键词：
Monolithic optical receiver; high-density optical interconnect; photodetector (PD); comparator;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper describes a single-chip, 2 x 20-Gb/s time-interleaved integrating-type optical receiver. Combining with correlation-based timing recovery and 1: 4 demultiplexer, it achieves a high energy efficiency of 1.2-pJ/bit. By incorporating the proposed alternating photodetector (ALPD) current-sensing scheme, the front-end receiver is 4-way time-interleaved to increase input sensitivity and relax operating speed of digital comparator. The optical receiver achieves an input sensitivity of 44 mu A(pp) at bit-error-rate of less than 10(-12). Fabricated in a 40-nm bulk CMOS technology, the chip size is 0.46 mm(2).
引用
收藏
页码：97 / 100
页数：4
相关论文
共 50 条
  • [21] A 20 Gb/s 3.8 pJ/bit 1:4 Demux in 45-nm CMOS
    Rehman, S. U.
    Khafaji, M. M.
    Riess, V.
    Ferchichi, A.
    Protze, F.
    Carta, C.
    Ellinger, F.
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [22] A 22-Gb/s Time-Interleaved Low-Power Optical Receiver With a Two-Bit Integrating Front End
    Radi, Bahaa
    Nezami, Mohammadreza Sanadgol
    Taherzadeh-Sani, Mohammad
    Nabki, Frederic
    Menard, Michael
    Liboiron-Ladouceur, Odile
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (01) : 310 - 323
  • [23] 4x40 Gb/s 2 pJ/bit Optical RX with 8ns Power-on and CDR-Lock Time in 14nm CMOS
    Cevrero, A.
    Ozkaya, I.
    Morf, T.
    Toifl, T.
    Seifried, M.
    Ellinger, F.
    Khafaji, M.
    Pliva, J.
    Henker, R.
    Ledentsov, N.
    Kropp, J. -R.
    Shchukin, V.
    Zoldak, M.
    Halmo, L.
    Eddie, I.
    Turkiewicz, J.
    2018 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2018,
  • [24] A 0.035-pJ/bit/dB 20-Gb/s Adaptive Linear Equalizer With an Adaptation Time of 2.68 μs
    Chen, Kuan-Yu
    Chen, Wei-Yung
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (06) : 645 - 649
  • [25] A 20 Gb/s CMOS Single-Chip 850 nm Optical Receiver
    Yang, Seung-Jae
    Lee, Jae-Ho
    Lee, Myung-Jae
    Choi, Woo-Young
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2024, 42 (13) : 4525 - 4530
  • [26] A 2.6 GS/s 8-Bit Time-Interleaved SAR ADC in 55 nm CMOS Technology
    Wang, Dong
    Zhu, Xiaoge
    Guo, Xuan
    Luan, Jian
    Zhou, Lei
    Wu, Danyu
    Liu, Huasen
    Wu, Jin
    Liu, Xinyu
    ELECTRONICS, 2019, 8 (03):
  • [27] A 20-Gb/s Coaxial Cable Receiver Analog Front-End in 90-nm CMOS Technology
    Park, Peter
    Carusone, Anthony Chan
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 225 - 228
  • [28] A 1.2 V 2.64 GS/s 8 bit 39 mW Skew-Tolerant Time-interleaved SAR ADC in 40 nm Digital LP CMOS for 60 GHz WLAN
    Kundu, Sandipan
    Alpman, Erkan
    Lu, Julia Hsin-Lin
    Lakdawala, Hasnain
    Paramesh, Jeyanandh
    Jung, Byunghoo
    Zur, Sarit
    Gordon, Eshel
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (08) : 1929 - 1939
  • [29] A 60 Gb/s 1.9 pJ/bit NRZ Optical-Receiver with Low Latency Digital CDR in 14nm CMOS FinFET
    Cevrero, A.
    Ozkaya, I.
    Francese, P. A.
    Menolfi, C.
    Braendli, M.
    Morf, T.
    Kuchta, D.
    Kossel, M.
    Kull, L.
    Luu, D.
    Proesel, J.
    Leblebici, Y.
    Toifl, T.
    2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C320 - C321
  • [30] A 20-Gb/s Transformer-Based Current-Mode Optical Receiver in 0.13-μm CMOS
    Han, Jungwon
    Choi, Booyoung
    Seo, Mikyung
    Yun, Jisook
    Lee, Dongmyung
    Kim, Taewook
    Eo, Yunseong
    Park, Sung Min
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (05) : 348 - 352
12345