4x40 Gb/s 2 pJ/bit Optical RX with 8ns Power-on and CDR-Lock Time in 14nm CMOS

被引：0
|
作者：
Cevrero, A. [1 ]
Ozkaya, I. [1 ,7 ]
Morf, T. [1 ]
Toifl, T. [1 ]
Seifried, M. [1 ]
Ellinger, F. [2 ]
Khafaji, M. [2 ]
Pliva, J. [2 ]
Henker, R. [2 ]
Ledentsov, N. [3 ]
Kropp, J. -R. [3 ]
Shchukin, V. [3 ]
Zoldak, M. [4 ]
Halmo, L. [4 ]
Eddie, I. [5 ]
Turkiewicz, J. [6 ]
机构：
[1] IBM Res, Saumertrasse 4, CH-8803 Ruschlikon, Switzerland
[2] Tech Univ Dresden, Chair Circuit Design & Network Theory, D-01062 Dresden, Germany
[3] VI Syst GmbH, Hardenbergstr 7, D-10623 Berlin, Germany
[4] Argotech, Holubova 978, Nachod 54701, Czech Republic
[5] Compound Semicond Technol Global, 4 Stanley Blvd, Glasgow, Lanark, Scotland
[6] Warsaw Univ Technol, Inst Telecommun, Ul Nowowiejska 15-19, PL-00665 Warsaw, Poland
[7] Ecole Polytech Fed Lausanne, Route Cantonale, CH-1015 Lausanne, Switzerland
来源：
2018 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC) | 2018年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We report a low-power 4-channel NRZ optical RX including a digital burst-mode CDR measured up to 40Gb/s/lane in 14nm CMOS. The RX, designed for 850nm VCSEL based optical links, can wake-up and achieve phase-lock in 8ns at BER<2*10(-12).
引用
收藏
页数：3
相关论文
共 15 条
  • [1] A 56Gb/s Burst-Mode NRZ Optical Receiver with 6.8ns Power-On and CDR-Lock Time for Adaptive Optical Links in 14nm FinFET CMOS
    Ozkaya, Ilter
    Cevrero, Alessandro
    Francese, Pier Andrea
    Menolfi, Christian
    Braendli, Matthias
    Morf, Thomas
    Kuchta, Dan
    Kull, Lukas
    Kossel, Marcel
    Luu, Danny
    Meghelli, Mounir
    Leblebici, Yusuf
    Toifl, Thomas
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 266 - +
  • [2] A 60 Gb/s 1.9 pJ/bit NRZ Optical-Receiver with Low Latency Digital CDR in 14nm CMOS FinFET
    Cevrero, A.
    Ozkaya, I.
    Francese, P. A.
    Menolfi, C.
    Braendli, M.
    Morf, T.
    Kuchta, D.
    Kossel, M.
    Kull, L.
    Luu, D.
    Proesel, J.
    Leblebici, Y.
    Toifl, T.
    2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C320 - C321
  • [3] A 2 x 20-Gb/s, 1.2-pJ/bit, Time-Interleaved Optical Receiver in 40-nm CMOS
    Huang, Shih-Hao
    Hung, Zheng-Hao
    Chen, Wei-Zen
    2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, : 97 - 100
  • [4] A 32Gb/s, 4.7pJ/bit Optical Link with-11.7dBm Sensitivity in 14nm FinFET CMOS
    Proesel, Jonathan
    Deniz, Zeynep
    Cevrero, Alessandro
    Ozkaya, Ilter
    Kim, Seongwon
    Kuchta, Daniel
    Lee, Sungjae
    Rylov, Sergey
    Ainspan, Herschel
    Dickson, Timothy
    Bulzacchelli, John
    Meghelli, Mounir
    2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C318 - C319
  • [5] Opto-Electrical Analog Front-End with Rapid Power-On and 0.82 pJ/bit for 28 Gb/s in 14 nm FinFET CMOS
    Pliva, Jan
    Khafaji, Mahdi
    Szilagyi, Laszlo
    Henker, Ronny
    Ellinger, Frank
    2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 253 - 257
  • [6] A 60-Gb/s 1.9-pJ/bit NRZ Optical Receiver With Low-Latency Digital CDR in 14-nm CMOS FinFET
    Ozkaya, Ilter
    Cevrero, Alessandro
    Francese, Pier Andrea
    Menolfi, Christian
    Morf, Thomas
    Brandli, Matthias
    Kuchta, Daniel M.
    Kull, Lukas
    Baks, Christian W.
    Proesel, Jonathan E.
    Kossel, Marcel
    Luu, Danny
    Lee, Benjamin G.
    Doany, Fuad E.
    Meghelli, Mounir
    Leblebici, Yusuf
    Toifl, Thomas
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (04) : 1227 - 1237
  • [7] A 112Gb/s 2.6pJ/b 8-Tap FFE PAM-4 SST TX in 14nm CMOS
    Menolfi, Christian
    Braendli, Matthias
    Francese, Pier Andrea
    Morf, Thomas
    Cevrero, Alessandro
    Kossel, Marcel
    Kull, Lukas
    Luu, Danny
    Ozkaya, Ilter
    Toifl, Thomas
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 104 - +
  • [8] A 0.3pJ/bit 112Gb/s PAM4 1+0.5D TX-DFE Precoder and 8-tap FFE in 14nm CMOS
    Toifl, T.
    Menolfi, C.
    Braendli, M.
    Cevrero, A.
    Francese, P. A.
    Kossel, M.
    Kull, L.
    Luu, D.
    Morf, T.
    Ozkaya, I
    2018 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2018, : 53 - 54
  • [9] A 52-Gb/s Sub-1pJ/bit PAM4 Receiver in 40-nm CMOS for Low-Power interconnects
    Wang, Can
    Zhu, Guang
    Zhang, Zhao
    Yue, C. Patrick
    2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C274 - C275
  • [10] A 52-Gb/s Sub-1-pJ/bit PAM4 Receiver in 40-nm CMOS for Low-Power Interconnects
    Wang C.
    Wang L.
    Zhang Z.
    Mahmoudabadi M.K.
    Shi W.
    Yue C.P.
    IEEE Open Journal of Circuits and Systems, 2021, 2 : 46 - 55
12