A 2 x 20-Gb/s, 1.2-pJ/bit, Time-Interleaved Optical Receiver in 40-nm CMOS

被引：0
|
作者：
Huang, Shih-Hao [1 ]
Hung, Zheng-Hao [1 ]
Chen, Wei-Zen [1 ]
机构：
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30010, Taiwan
来源：
2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC) | 2014年
关键词：
Monolithic optical receiver; high-density optical interconnect; photodetector (PD); comparator;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper describes a single-chip, 2 x 20-Gb/s time-interleaved integrating-type optical receiver. Combining with correlation-based timing recovery and 1: 4 demultiplexer, it achieves a high energy efficiency of 1.2-pJ/bit. By incorporating the proposed alternating photodetector (ALPD) current-sensing scheme, the front-end receiver is 4-way time-interleaved to increase input sensitivity and relax operating speed of digital comparator. The optical receiver achieves an input sensitivity of 44 mu A(pp) at bit-error-rate of less than 10(-12). Fabricated in a 40-nm bulk CMOS technology, the chip size is 0.46 mm(2).
引用
收藏
页码：97 / 100
页数：4
相关论文
共 50 条
  • [1] A 20-Gb/s Optical Receiver with Integrated Photo Detector in 40-nm CMOS
    Huang, Shih-Hao
    Chen, Wei-Zen
    PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 225 - 228
  • [2] A 4.1-mW 3.5-GS/s 6-Bit Time-Interleaved ADC in 40-nm CMOS
    Spagnolo, Annachiara
    Verbruggen, Bob
    Wambacq, Piet
    D'Amico, Stefano
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 466 - 470
  • [3] A 0.31-pJ/bit 20-Gb/s DFE With 1 Discrete Tap and 2 IIR Filters Feedback in 40-nm-LP CMOS
    Chen, Kuan-Yu
    Chen, Wei-Yung
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (11) : 1282 - 1286
  • [4] A 6-Bit 20 GS/s Time-Interleaved Two-Step Flash ADC in 40 nm CMOS
    Oh, Dong-Ryeol
    ELECTRONICS, 2022, 11 (19)
  • [5] A 52-Gb/s Sub-1pJ/bit PAM4 Receiver in 40-nm CMOS for Low-Power interconnects
    Wang, Can
    Zhu, Guang
    Zhang, Zhao
    Yue, C. Patrick
    2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C274 - C275
  • [6] A 52-Gb/s Sub-1-pJ/bit PAM4 Receiver in 40-nm CMOS for Low-Power Interconnects
    Wang C.
    Wang L.
    Zhang Z.
    Mahmoudabadi M.K.
    Shi W.
    Yue C.P.
    IEEE Open Journal of Circuits and Systems, 2021, 2 : 46 - 55
  • [7] A 20-Gb/s 1.27pJ/b Low-Power Optical Receiver Front-End in 65nm CMOS
    Jeong, Gyu-Seob
    Chi, Hankyu
    Kim, Kyungock
    Jeong, Deog-Kyoon
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1492 - 1495
  • [8] A 20-Gb/s Half-Rate 4:1 Multiplexer with Multiphase Clock Architecture in 40-nm CMOS Technology
    Liu, Yaping
    Liu, Dengbao
    Huang, Sen
    Li, Yao
    He, Lin
    Chou, Yu-Kai
    2015 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), VOLS 1-3, 2015,
  • [9] 32Gb/s 28nm CMOS Time-Interleaved Transmitter Compatible with NRZ Receiver with DFE
    Ogata, Yuuki
    Hidaka, Yasuo
    Koyanagi, Yoichi
    Akiya, Sadanori
    Terao, Yuji
    Suzuki, Kosuke
    Kashiwa, Keisuke
    Suzuki, Masanobu
    Tamura, Hirotaka
    2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 40 - U1255
  • [10] A 20-Gb/s, 2.4 pJ/bit, Fully Integrated Optical Receiver with a Baud-Rate Clock and Data Recovery
    Lee, Yuan-Sheng
    Chen, Wei-Zen
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
12345