A 2 x 20-Gb/s, 1.2-pJ/bit, Time-Interleaved Optical Receiver in 40-nm CMOS

被引：0

作者：

Huang, Shih-Hao ^{[1
]}

Hung, Zheng-Hao ^{[1
]}

Chen, Wei-Zen ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30010, Taiwan

来源：

2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC) | 2014年

关键词：

Monolithic optical receiver; high-density optical interconnect; photodetector (PD); comparator;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes a single-chip, 2 x 20-Gb/s time-interleaved integrating-type optical receiver. Combining with correlation-based timing recovery and 1: 4 demultiplexer, it achieves a high energy efficiency of 1.2-pJ/bit. By incorporating the proposed alternating photodetector (ALPD) current-sensing scheme, the front-end receiver is 4-way time-interleaved to increase input sensitivity and relax operating speed of digital comparator. The optical receiver achieves an input sensitivity of 44 mu A(pp) at bit-error-rate of less than 10(-12). Fabricated in a 40-nm bulk CMOS technology, the chip size is 0.46 mm(2).

引用

页码：97 / 100

页数：4

共 50 条

[31] An 8-Bit 0.333-2 GS/s Configurable Time-Interleaved SAR ADC in 65-nm CMOS
Li, Dengquan
Zhang, Liang
Zhu, Zhangming
Yang, Yintang
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (06)
[32] A 112 Gb/s PAM4 CMOS Optical Receiver with Sub-pJ/bit Energy Efficiency
Li, Hao
Sakib, Meer
Dosunmu, Olufemi
Liu, Ansheng
Balamurugan, Ganesh
Rong, Haisheng
Jaussi, James
Casper, Bryan
2019 8TH ANNUAL IEEE PHOTONICS SOCIETY OPTICAL INTERCONNECTS CONFERENCE (OI), 2019,
[33] A 27-Gb/s Time-Interleaved Duobinary Transmitter Achieving 1.44-mW/Gb/s FOM in 65-nm CMOS
Chen, Yong
Mak, Pui-In
Boon, Chirn Chye
Martins, Rui P.
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2017, 27 (09) : 839 - 841
[34] A 65-nm CMOS 6-Bit 20 GS/s Time-Interleaved DAC With Full-Binary Sub-DACs
Kim, Si-Nai
Kim, Woo-Cheol
Seo, Min-Jae
Ryu, Seung-Tak
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (09) : 1154 - 1158
[35] A 5-13.5 Gb/s Multistandard Receiver With High Jitter Tolerance Digital CDR in 40-nm CMOS Process
Shu, Zhou
Huang, Shalin
Li, Zhipeng
Yin, Peng
Zang, Jiandong
Fu, Dongbing
Tang, Fang
Bermak, Amine
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (10) : 3378 - 3388
[36] A 1.2 V 2.64 GS/s 8bit 39 mW Skew-Tolerant Time-interleaved SAR ADC in 40 nm Digital LP CMOS for 60 GHz WLAN
Kundu, Sandipan
Lu, Julia H.
Alpman, Erkan
Lakdawala, Hasnain
Paramesh, Jeyanandh
Jung, Byunghoo
Zur, Sarit
Gordon, Eshel
2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
[37] A 3GSps 12-bit Four-Channel Time-Interleaved Pipelined ADC in 40 nm CMOS Process
Li, Jianwen
Guo, Xuan
Luan, Jian
Wu, Danyu
Zhou, Lei
Huang, Yinkun
Wu, Nanxun
Jia, Hanbo
Zheng, Xuqiang
Wu, Jin
Liu, Xinyu
ELECTRONICS, 2019, 8 (12)
[38] A 0.68 pJ/bit Inductor-less Optical Receiver for 20 Gbps with 0.0025 mm2 Area in 28 nm CMOS
Szilagyi, Laszlo
Henker, Ronny
Ellinger, Frank
2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 35 - 39
[39] A 224 Gb/s 3 pJ/bit 40 dB Insertion Loss Transceiver in 3-nm FinFET CMOS
Pfaff, Dirk
Nummer, Muhammad
Hai, Noman
Xia, Jingjing
Yang, Kai Ge
Mohsenpour, Mohammad-Mahdi
Leong, Choon-Haw C. H.
Lacroix, Marc-Andre
Zamanlooy, Babak
Eeckelaert, Tom
Petrov, Dmitry
Haroun, Mostafa
Dick, Carson R.
Zaman, Alif
Mei, Haitao
Shakir, Tahseen A.
Carvalho, Carlos
Huang, Howard
Kumari, Pratibha
Mason, Ralph
Brishty, Fahmida Pervin
Jaffri, Ifrah
Yokoyama-Martin, David A.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2025, 60 (01) : 9 - 22
[40] A 56-Gb/s PAM-4 Transmitter/Receiver Chipset With Nonlinear FFE for VCSEL-Based Optical Links in 40-nm CMOS
Peng, Pen-Jui
Lee, Po-Lin
Huang, Hsiang-En
Huang, Wei-Jian
Lin, Ming-Wei
Juang, Ying-Zong
Tseng, Sheng-Hsiang
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (10) : 3025 - 3035

← 1 2 3 4 5 →