The Impact of Production Defects on the Soft-Error Tolerance of Hardened Latches

被引：0
|
作者：
Holst, Stefan [1 ]
Ma, Ruijun [1 ]
Wen, Xiaoqing [1 ]
机构：
[1] Kyushu Inst Technol, Iizuka, Fukuoka 8208502, Japan
来源：
2018 23RD IEEE EUROPEAN TEST SYMPOSIUM (ETS) | 2018年
关键词：
soft-error vulnerability; test escapes; latent defects; DEEP-SUBMICRON TECHNOLOGIES; HIGH-PERFORMANCE; DESIGN; RESILIENCE; CIRCUITS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As modern technology nodes get more and more susceptible to soft-errors, various hardened latch cells have been proposed. The added redundancy used to tolerate transient faults in the field at the same time reduces the test coverage of cell-internal production defects. Moreover, the test escapes reduce the soft-error tolerance of the defective latches. This work introduces a new soft-error vulnerability metric called Post Test Vulnerability Factor that correctly measures the added vulnerability to transient faults such as particle strikes caused by undiscovered production defects within hardened latches.
引用
收藏
页数：6
相关论文
共 50 条
  • [1] Soft Error Tolerance of Power-Supply-Noise Hardened Latches
    Miura, Yukiya
    Kinoshita, Yuya
    2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2020), 2020,
  • [2] Soft-Error Hardening Designs of Nanoscale CMOS Latches
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 41 - 46
  • [3] Soft-Error Hardened Redundant Triggered Latch
    Alidash, Hossein Karimiyan
    Sayedi, Sayed Masoud
    Oklobdzija, Vojin G.
    2012 4TH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ASQED), 2012, : 269 - 272
  • [4] Evaluation and Test of Production Defects in Hardened Latches
    Ma, Ruijun
    Holst, Stefan
    Wen, Xiaoqing
    Yan, Aibin
    Xu, Hui
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2022, E105D (05) : 996 - 1009
  • [5] A Soft-Error Hardened Process Portable Embedded Microprocessor
    Vashishtha, Vinay
    Clark, Lawrence T.
    Chellappa, Srivatsan
    Gogulamudi, Anudeep R.
    Gujja, Aditya
    Farnsworth, Chad
    2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
  • [6] Autonomous Soft-Error Tolerance of FPGA Configuration Bits
    Das, Anup
    Venkataraman, Shyamsundar
    Kumar, Akash
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2015, 8 (02)
  • [7] Soft-error tolerance analysis and optimization of nanometer circuits
    Dhillon, YS
    Diril, AU
    Chatterjee, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 288 - 293
  • [8] Improving soft-error tolerance of FPGA configuration bits
    Srinivasan, S
    Gayasen, A
    Vijaykrishnan, N
    Kandemir, M
    Xie, Y
    Irwin, MJ
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 107 - 110
  • [9] Type Inference for Soft-Error Fault-Tolerance Prediction
    Munkby, Gustav
    Schupp, Sibylle
    2009 IEEE/ACM INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, PROCEEDINGS, 2009, : 65 - 75
  • [10] Soft-error tolerance of an optically reconfigurable gate array VLSI
    Fujimori, Takumi
    Watanabe, Minoru
    2018 26TH INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING (ICSENG 2018), 2018,
12345