The Impact of Production Defects on the Soft-Error Tolerance of Hardened Latches

被引：0
|
作者：
Holst, Stefan [1 ]
Ma, Ruijun [1 ]
Wen, Xiaoqing [1 ]
机构：
[1] Kyushu Inst Technol, Iizuka, Fukuoka 8208502, Japan
来源：
2018 23RD IEEE EUROPEAN TEST SYMPOSIUM (ETS) | 2018年
关键词：
soft-error vulnerability; test escapes; latent defects; DEEP-SUBMICRON TECHNOLOGIES; HIGH-PERFORMANCE; DESIGN; RESILIENCE; CIRCUITS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As modern technology nodes get more and more susceptible to soft-errors, various hardened latch cells have been proposed. The added redundancy used to tolerate transient faults in the field at the same time reduces the test coverage of cell-internal production defects. Moreover, the test escapes reduce the soft-error tolerance of the defective latches. This work introduces a new soft-error vulnerability metric called Post Test Vulnerability Factor that correctly measures the added vulnerability to transient faults such as particle strikes caused by undiscovered production defects within hardened latches.
引用
收藏
页数：6
相关论文
共 50 条
  • [41] IMPROVEMENT OF SOFT-ERROR RATE IN MOS SRAMS
    MURAKAMI, S
    ICHINOSE, K
    ANAMI, K
    KAYANO, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (04) : 869 - 873
  • [42] Toward Critical Flip-Flop Identification for Soft-Error Tolerance With Graph Neural Networks
    Lu, Li
    Chen, Junchao
    Ulbricht, Markus
    Krstic, Milos
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (04) : 1135 - 1148
  • [43] Impact of Parasitic Bipolar Action and Soft-Error Trend in Bulk CMOS at Terrestrial Environment
    Uemura, Taiki
    Kato, Takashi
    Matsuyama, Hideya
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [44] Ground-Truth Prediction to Accelerate Soft-Error Impact Analysis for Iterative Methods
    Mutlu, Burcu O.
    Kestor, Gokcen
    Cristal, Adrian
    Unsal, Osman
    Krishnamoorthy, Sriram
    2019 IEEE 26TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS (HIPC), 2019, : 333 - 344
  • [45] A Soft-Error Mitigated Microprocessor With Software Controlled Error Reporting and Recovery
    Farnsworth, Chad
    Clark, Lawrence T.
    Gogulamudi, Anudeep R.
    Vashishtha, Vinay
    Gujja, Aditya
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2016, 63 (04) : 2241 - 2249
  • [46] Modeling and optimization for soft-error reliability of sequential circuits
    Miskov-Zivanov, Natasa
    Marculescu, Diana
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (05) : 803 - 816
  • [47] Soft-error detection using control flow assertions
    Goloubeva, O
    Rebaudengo, M
    Reorda, MS
    Violante, M
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 581 - 588
  • [48] RELIABILITY OF SEMICONDUCTOR RAMS WITH SOFT-ERROR SCRUBBING TECHNIQUES
    YANG, GC
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (05): : 337 - 344
  • [49] Cf-252 neutron soft-error tolerance of an optoelectronic field programmable gate array VLSI
    Watanabe, Minoru
    2022 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, IIRW, 2022,
  • [50] A Novel Variation-Tolerant 4T-DRAM Cell With Enhanced Soft-Error Tolerance
    Ganapathy, Shrikanth
    Canal, Ramon
    Alexandrescu, Dan
    Costenaro, Enrico
    Gonzalez, Antonio
    Rubio, Antonio
    2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 472 - 477
12345