Effect of Bond Layer Properties to Thermo-Mechanical Stresses in Flip Chip Packaging

被引:1
|
作者
Pok, Y. W. [1 ]
Sujan, D. [1 ]
Rahman, M. E. [1 ]
Dol, S. S. [1 ]
机构
[1] Curtin Univ Sarawak Campus, Sch Engn & Sci, CDT 250, Miri 98009, Sarawak, Malaysia
关键词
D O I
10.1051/matecconf/20179501003
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
The flip chip bonding technology is widely used in electronic packaging as a result of improvements towards mechanical performance of layered structures. However, thermal mismatch shear and peeling stress are often induced by the differences of the material properties and geometries of bond layer during the high temperature change at operating stage. Intrinsically, these thermo-mechanical stresses play a very significant role in the design and reliability of the flip chip package. Therefore, this project aims to develop a methodology to find optimized bonding material thermo-mechanical properties and geometries in relation to the packaging layers in order to eliminate or reduce thermal mismatch stresses that occur in multi-layered structures in electronic packaging. The closed-form solution of thermo-mechanical analysis of bi-material assembly with bond layer is provided. Parametric study will be carried out in order to study the influence of bond layer parameters on interfacial thermal stresses of a flip chip assembly. These parameters include Young modulus, Coefficient of Thermal Expansion (CTE), Poisson's ratio and thickness of the bond layer. It is found that the shearing stresses and peeling stresses decreased considerably at the interface with the increase of bond layer Young Modulus and thickness. On the other side, bond layer CTE and Poisson ratio show almost no significant effect on the interfacial shearing stress and peeling stress along the interface in a bi-material assembly.
引用
下载
收藏
页数:6
相关论文
共 50 条
  • [1] Thermo-mechanical deformation of underfilled flip-chip packaging
    Dai, X
    Ho, PS
    TWENTY FIRST IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 1997, : 326 - 333
  • [2] Study of the Thermo-mechanical Behavior of Glass Interposer for Flip Chip Packaging Applications
    Lin, Y. J.
    Hsieh, C. C.
    Yu, C. H.
    Tung, C. H.
    Yu, Doug C. H.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 634 - 638
  • [3] Thermo-mechanical analysis of chip scale packaging
    Vyasa, K
    Paragasam, R
    Mustain, HA
    Seetharamu, KN
    Hassan, AY
    Jayaram, C
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 705 - 710
  • [4] Thermo-Mechanical Stress Analysis in Electronic Packaging with Continuous and Partial Bond Layer
    Sujan, D.
    Piaw, T. K.
    Woldemichael, Dereje E.
    4TH MECHANICAL AND MANUFACTURING ENGINEERING, PTS 1 AND 2, 2014, 465-466 : 50 - +
  • [5] Modelling thermo-mechanical reliabilty of bumpless flip chip package
    Che, FX
    Low, TH
    Pang, JHL
    Lin, CWC
    Chiang, SCL
    Yang, TKA
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 421 - 426
  • [6] Effect of material and geometry parameters on the thermo-mechanical reliability of flip-chip assemblies
    Michaelides, S
    Sitaraman, SK
    ITHERM '98: SIXTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 1998, : 193 - 200
  • [7] Thermo-mechanical reliability of power flip-chip cooling concepts
    Wunderle, B
    Dudek, R
    Michel, B
    Reich, H
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 427 - 436
  • [8] Thermo-mechanical deformation and stress analysis of a flip-chip BGA
    Wu, JD
    Lai, YS
    Kuo, YL
    Hung, SC
    Jen, MHR
    ADVANCES IN ELECTRONIC PACKAGING 2003, VOL 1, 2003, : 309 - 316
  • [9] Thermo-mechanical reliability of flip chip structures used in DCA and CSP
    Fraunhofer Inst for Reliability and, Microintegration IZM, Berlin, Germany
    Proceedings of the International Symposium and Exhibition on Advanced Packaging Materials Processes, Properties and Interfaces, 1998, : 153 - 160
  • [10] Residual Thermo-mechanical stresses in ultra thin chip stack technology
    Puigcorbé, J
    Leseduarte, S
    Marco, S
    Beyne, E
    Van Hoof, R
    Marty, A
    Pinel, S
    Vendier, O
    Coello-Vera, A
    DESIGN, TEST, INTEGRATION, AND PACKAGING OF MEMS/MOEMS, PROCEEDINGS, 2000, 4019 : 315 - 323