Effect of Bond Layer Properties to Thermo-Mechanical Stresses in Flip Chip Packaging

被引:1
|
作者
Pok, Y. W. [1 ]
Sujan, D. [1 ]
Rahman, M. E. [1 ]
Dol, S. S. [1 ]
机构
[1] Curtin Univ Sarawak Campus, Sch Engn & Sci, CDT 250, Miri 98009, Sarawak, Malaysia
关键词
D O I
10.1051/matecconf/20179501003
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
The flip chip bonding technology is widely used in electronic packaging as a result of improvements towards mechanical performance of layered structures. However, thermal mismatch shear and peeling stress are often induced by the differences of the material properties and geometries of bond layer during the high temperature change at operating stage. Intrinsically, these thermo-mechanical stresses play a very significant role in the design and reliability of the flip chip package. Therefore, this project aims to develop a methodology to find optimized bonding material thermo-mechanical properties and geometries in relation to the packaging layers in order to eliminate or reduce thermal mismatch stresses that occur in multi-layered structures in electronic packaging. The closed-form solution of thermo-mechanical analysis of bi-material assembly with bond layer is provided. Parametric study will be carried out in order to study the influence of bond layer parameters on interfacial thermal stresses of a flip chip assembly. These parameters include Young modulus, Coefficient of Thermal Expansion (CTE), Poisson's ratio and thickness of the bond layer. It is found that the shearing stresses and peeling stresses decreased considerably at the interface with the increase of bond layer Young Modulus and thickness. On the other side, bond layer CTE and Poisson ratio show almost no significant effect on the interfacial shearing stress and peeling stress along the interface in a bi-material assembly.
引用
下载
收藏
页数:6
相关论文
共 50 条
  • [21] Effect of processing parameters and hygro-thermo-mechanical stresses on the reliability of flip chip bonding RFID tags
    Yang, D. G.
    de Bruin, E.
    Kasemset, B.
    van Driel, W. D.
    EUROSIME 2007: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, PROCEEDINGS, 2007, : 731 - +
  • [22] Wafer Level Chip Scale Packaging: Thermo-mechanical failure modes, Challenges & Guidelines
    Gallois-Garreignot, Sebastien
    Fiori, Vincent
    Provent, Gil
    Gonella, Roberto
    2016 17TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2016,
  • [23] Analytical thermo-mechanical model for non-underfilled area array flip chip assemblies
    Vandevelde, B
    Beyne, E
    Vandepitte, D
    Baelmans, M
    JOURNAL OF ELECTRONIC PACKAGING, 2004, 126 (03) : 351 - 358
  • [24] Thermo-mechanical Reliability Analysis of Flip-Chip Bonded Silicon Carbide Schottky Diodes
    Seal, Sayan
    Wallace, Andrea K.
    Zumbro, John E.
    Mantooth, H. Alan
    2017 IEEE INTERNATIONAL WORKSHOP ON INTEGRATED POWER PACKAGING (IWIPP), 2017,
  • [25] Artificial Neural Networks and Bayesian Techniques for Flip-Chip Package Thermo-Mechanical Analysis
    Sinha, Tuhin
    Sikka, Kamal
    Lall, Rahul
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1442 - 1449
  • [26] Organic substrates for flip-chip design: A thermo-mechanical model that accounts for heterogeneity and anisotropy
    Valdevit, L.
    Khanna, V.
    Sharma, A.
    Sri-Jayantha, S.
    Questad, D.
    Sikka, K.
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 245 - 260
  • [27] Thermo-Mechanical Modeling of a 3D Flip Chip Fully Populated BGA Package
    Meng, Chai Chee
    Stoeckl, Stephan
    Pape, Heinz
    Yee, Foo Mun
    Min, Tan Ai
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 637 - 640
  • [28] Wire bond vs. flip chip packaging
    Phipps, Gregory
    Advanced Packaging, 2005, 14 (07): : 28 - 30
  • [29] Combination of modern test methods for thermo-mechanical deformation analysis in flip-chip-assemblies
    Pustan, D.
    Lapisa, M.
    Rieber, M.
    Zukowski, E.
    Wilde, J.
    ESTC 2006: 1ST ELECTRONICS SYSTEMINTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2006, : 1103 - +
  • [30] Thermo-mechanical design of flip chips for harsh environments
    Michaelides, S
    Sitaraman, SK
    1966 INTERNATIONAL CONFERENCE ON MULTICHIP MODULES, PROCEEDINGS, 1996, 2794 : 155 - 160