共 50 条
- [41] Design of a Three Stage Operational Transconductance Amplifier in 90nm CMOS [J]. 2018 12TH INTERNATIONAL CONFERENCE ON MATHEMATICS, ACTUARIAL SCIENCE, COMPUTER SCIENCE AND STATISTICS (MACS), 2018,
- [42] A 0.4V 90nm CMOS Subthreshold Current Conveyor [J]. 2016 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2016,
- [43] A Low Power, Area Efficient Limiting Amplifier in 90nm CMOS [J]. 2009 PROCEEDINGS OF ESSCIRC, 2009, : 129 - 132
- [44] Power-delay metrics revisited for 90nm CMOS technology [J]. 6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 291 - 296
- [46] Performance Analysis and Simulation of Spiral and Active Inductor in 90nm CMOS Technology [J]. 2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT), 2018, : 570 - 575
- [47] Design and Implementation of Operational Amplifiers with Programmable Characteristics in a 90nm CMOS Process [J]. 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 209 - 212
- [48] Delaying forever: Uniaxial strained silicon transistors in a 90nm CMOS technology [J]. 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 50 - 51
- [50] A digital ΔΣ RF signal generator for mobile communication transmitters in 90nm CMOS [J]. 2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 7 - +