Dual-Channel Technology with Cap-free Single Metal Gate for High Performance CMOS in Gate-First and Gate-Last Integration

被引：0

作者：

Witters, L. ^{[1
]}

Mitard, J. ^{[1
]}

Veloso, A. ^{[1
]}

Hikavyy, A. ^{[1
]}

Franco, J. ^{[4
]}

Kauerauf, T. ^{[1
]}

Cho, M. ^{[1
]}

Schram, T. ^{[1
]}

Sebai, F. ^{[1
]}

Yamaguchi, S. ^{[5
]}

Takeoka, S. ^{[6
]}

Fukuda, M. ^{[7
]}

Wang, W. -E. ^{[1
]}

Duriez, B. ^{[1
]}

Eneman, G. ^{[3
,4
]}

Loo, R. ^{[1
]}

Kellens, K. ^{[1
]}

Tielens, H. ^{[1
]}

Favia, P. ^{[1
]}

Rohr, E. ^{[1
]}

Hellings, G. ^{[2
,4
]}

Bender, H. ^{[1
]}

Roussel, P. ^{[1
]}

Crabbe, Y. ^{[1
]}

Brus, S. ^{[1
]}

Mannaert, G. ^{[1
]}

Kubicek, S. ^{[1
]}

Devriendt, K. ^{[1
]}

De Meyer, K. ^{[4
]}

Ragnarsson, L. -A. ^{[1
]}

Steegen, A. ^{[1
]}

Horiguchi, N. ^{[1
]}

机构：

[1] IMEC, Kapeldreef 75, B-3001 Heverlee, Belgium

[2] IWT, Brussels, Belgium

[3] FWO Vlaanderen, Brussels, Belgium

[4] Katholieke Univ Leuven, ESAT INSYS, Leuven, Belgium

[5] Sony, Zaventem, Belgium

[6] Panasonic, Asse, Belgium

[7] Fujitsu Semicond, Yokohama, Kanagawa, Japan

来源：

2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents for the first time a low-complexity high performance CMOS HK/MG process on planar bulk Si using a single dielectric / single metal gate stack and making use of dual-channel integration. Through the optimization of the Si45Ge55/Si cap deposition and the workfunction metal, high performance devices with balanced V-t,V-sat (+0.12V, -0.16V) at scaled T-inv similar to 1nm and gate length L-g similar to 30nm are reported, leading to 17ps ring oscillators at 1 mu W/stage at Vdd=0.7V. Compatibility with gate last processing is also demonstrated.

引用

页数：4

共 50 条

[21] 32nm Gate-First High-k/Metal-Gate Technology for High Performance Low Power Applications
Diaz, C. H.
Goto, K.
Huang, H. T.
Yasuda, Yuri
Tsao, C. P.
Chu, T. T.
Lu, W. T.
Chang, Vincent
Hou, Y. T.
Chao, Y. S.
Hsu, P. F.
Chen, C. L.
Lin, K. C.
Ng, J. A.
Yang, W. C.
Chen, C. H.
Peng, Y. H.
Chen , C. J.
Chen, C. C.
Yu, M. H.
Yeh, L. Y.
You, K. S.
Chen, K. S.
Thei, K. B.
Lee, C. H.
Yang, S. H.
Cheng, J. Y.
Huang, K. T.
Liaw, J. J.
Ku, Y.
Jang, S. M.
Chuang, H.
Liang, M. S.
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 629 - 632
[22] Effects of gate-last and gate-first process on deep submicron inversion-mode InGaAs n-channel metal-oxide-semiconductor field effect transistors
Gu, J. J.
Wu, Y. Q.
Ye, P. D.
JOURNAL OF APPLIED PHYSICS, 2011, 109 (05)
[23] A Cost-Conscious 32nm CMOS Platform Technology with Advanced Single Exposure Lithography and Gate-First Metal Gate/High-K Process
Hasegawa, S.
Kitamura, Y.
Takahata, K.
Okamoto, H.
Hirai, T.
Miyashita, K.
Ishida, T.
Aizawa, H.
Aota, S.
Azuma, A.
Fukushima, T.
Harakawa, H.
Hasegawa, E.
Inohara, M.
Inumiya, S.
Ishizuka, T.
Iwamoto, T.
Kariya, N.
Kojima, K.
Komukai, T.
Matsunaga, N.
Mimotogi, S.
Muramatsu, S.
Nagatomo, K.
Nagahara, S.
Nakahara, Y.
Nakajima, K.
Nakatsuka, K.
Nishigoori, M.
Nomachi, A.
Ogawa, R.
Okada, N.
Okamoto, S.
Okano, K.
Oki, T.
Onoda, H.
Sasaki, T.
Satake, M.
Suzuki, T.
Suzuki, Y.
Tagami, M.
Takeda, K.
Tanaka, M.
Taniguchi, K.
Tominaga, M.
Tsutsui, G.
Utsumi, K.
Watanabe, S.
Watanabe, T.
Yoshimizu, Y.
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 938 - +
[24] Integration Issue of Tensile SiN Liner for Dual Stress Liner(DSL) in Gate-Last High-k/Metal Gate( HKMG) Process Flow
Qin, Changliang
Yin, Haizhou
Yin, Huaxiang
Wang, Guilei
Hong, Peizhen
Yang, Tao
Lu, Yihong
Xu, Qiang
Zhao, Zhiguo
Cui, Hushan
Zhao, Chao
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 677 - 681
[25] Multideposition Multiroom-Temperature Annealing via Ultraviolet Ozone for HfZrO High-κ and Integration With a TiN Metal Gate in a Gate-Last Process
Wu, Ling
Yu, HongYu
Yew, K. S.
Pan, Jisheng
Liu, W. J.
Duan, Tian Li
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (07) : 2177 - 2181
[26] High-performance high-κ/Metal gates for 45nm CMOS and beyond with gate-first processing
Chudzik, M.
Doris, B.
Mo, R.
Sleight, J.
Cartier, E.
Dewan, C.
Park, D.
Bu, H.
Natzle, W.
Yan, W.
Ouyang, C.
Henson, K.
Boyd, D.
Callegari, S.
Carter, R.
Casarotto, D.
Gribelyuk, M.
Hargrove, M.
He, W.
Kim, Y.
Linder, B.
Moumen, N.
Paruchuri, V. K.
Stathis, J.
Steen, M.
Vayshenker, A.
Wang, X.
Zafar, S.
Ando, T.
Iijimas, R.
Takayanagi, M.
Narayanan, V.
Wise, R.
Zhang, Y.
Divakaruni, R.
Khare, M.
Chen, T. C.
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 194 - +
[27] Gate Stack Solutions in Gate-First FDSOI Technology to meet High Performance, Low Leakage, VT centering and Reliability Criteria
Weber, O.
Josse, E.
Garros, X.
Rafik, M.
Federspiel, X.
Diouf, C.
Toffoli, A.
Zoll, S.
Gourhant, O.
Joseph, V.
Suarez-Segovia, C.
Domengie, F.
Beugin, V.
Saidi, B.
Gros-Jean, M.
Perreau, P.
Mazurier, J.
Richard, E.
Haond, M.
2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
[28] Channel engineering using RTA prior to the gate oxidation for high density DRAM with single gate CMOS technology
Son, JH
Lee, SH
Lee, JS
Lee, Y
SOLID-STATE ELECTRONICS, 2001, 45 (01) : 7 - 12
[29] Strained-Si-strained-SiGe dual-channel layer structure as CMOS substrate for single workfunction metal-gate technology
Yu, SF
Jung, JW
Hoyt, JL
Antoniadis, DA
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (06) : 402 - 404
[30] Integration issues of high-k and metal gate into conventional CMOS technology
Song, SC
Zhang, Z
Huffman, C
Bae, SH
Sim, JH
Kirsch, P
Majhi, P
Moumen, N
Lee, BH
THIN SOLID FILMS, 2006, 504 (1-2) : 170 - 173

← 1 2 3 4 5 →