Dual-Channel Technology with Cap-free Single Metal Gate for High Performance CMOS in Gate-First and Gate-Last Integration

被引：0

作者：

Witters, L. ^{[1
]}

Mitard, J. ^{[1
]}

Veloso, A. ^{[1
]}

Hikavyy, A. ^{[1
]}

Franco, J. ^{[4
]}

Kauerauf, T. ^{[1
]}

Cho, M. ^{[1
]}

Schram, T. ^{[1
]}

Sebai, F. ^{[1
]}

Yamaguchi, S. ^{[5
]}

Takeoka, S. ^{[6
]}

Fukuda, M. ^{[7
]}

Wang, W. -E. ^{[1
]}

Duriez, B. ^{[1
]}

Eneman, G. ^{[3
,4
]}

Loo, R. ^{[1
]}

Kellens, K. ^{[1
]}

Tielens, H. ^{[1
]}

Favia, P. ^{[1
]}

Rohr, E. ^{[1
]}

Hellings, G. ^{[2
,4
]}

Bender, H. ^{[1
]}

Roussel, P. ^{[1
]}

Crabbe, Y. ^{[1
]}

Brus, S. ^{[1
]}

Mannaert, G. ^{[1
]}

Kubicek, S. ^{[1
]}

Devriendt, K. ^{[1
]}

De Meyer, K. ^{[4
]}

Ragnarsson, L. -A. ^{[1
]}

Steegen, A. ^{[1
]}

Horiguchi, N. ^{[1
]}

机构：

[1] IMEC, Kapeldreef 75, B-3001 Heverlee, Belgium

[2] IWT, Brussels, Belgium

[3] FWO Vlaanderen, Brussels, Belgium

[4] Katholieke Univ Leuven, ESAT INSYS, Leuven, Belgium

[5] Sony, Zaventem, Belgium

[6] Panasonic, Asse, Belgium

[7] Fujitsu Semicond, Yokohama, Kanagawa, Japan

来源：

2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents for the first time a low-complexity high performance CMOS HK/MG process on planar bulk Si using a single dielectric / single metal gate stack and making use of dual-channel integration. Through the optimization of the Si45Ge55/Si cap deposition and the workfunction metal, high performance devices with balanced V-t,V-sat (+0.12V, -0.16V) at scaled T-inv similar to 1nm and gate length L-g similar to 30nm are reported, leading to 17ps ring oscillators at 1 mu W/stage at Vdd=0.7V. Compatibility with gate last processing is also demonstrated.

引用

页数：4

共 50 条

[31] High performance FDSOI CMOS technology with metal gate and high-k
Doris, B. (dorisb@us.ibm.com), 2005, (Institute of Electrical and Electronics Engineers Inc.):
[32] High performance FDSOI CMOS technology with metal gate and high-k
Doris, B
Kim, YH
Linder, BP
Steen, M
Narayanan, V
Boyd, D
Rubino, J
Chang, L
Sleight, J
Topol, A
Sikorski, E
Shi, L
Wong, K
Babich, K
Zhang, Y
Kirsch, P
Newbury, J
Walker, GF
Carruthers, R
D'Emic, C
Kozlowski, P
Jammy, R
Guarini, KW
Leong, M
2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2005, : 214 - 215
[33] CMOS-compatible GaN-based high electron mobility transistors with gate-first technology
Gao, Sheng
Xie, Zijing
Xiong, Nianhe
Liu, Xiaoyi
Wang, Hong
MICROELECTRONIC ENGINEERING, 2022, 264
[34] Practical dual-metal-gate dual-high-k CMOS integration technology for hp 32 mn LSTP utilizing process-friendly TiAlN metal gate
Kadoshima, M.
Matsuki, T.
Sato, M.
Aminaka, T.
Kurosawa, E.
Ohta, A.
Yoshinaga, H.
Miyazaki, S.
Shiraishi, K.
Yamabe, K.
Yamada, K.
Aoyama, T.
Nara, Y.
Ohji, Y.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 531 - +
[35] Combining a multi deposition multi annealing technique with a scavenging (Ti) to improve the high-k/metal gate stack performance for a gate-last process
Zhang ShuXiang
Yang Hong
Tang Bo
Tang Zhaoyun
Xu Yefeng
Xu Jing
Yan Jiang
JOURNAL OF SEMICONDUCTORS, 2014, 35 (10)
[36] Combining a multi deposition multi annealing technique with a scavenging(Ti) to improve the high-k/metal gate stack performance for a gate-last process
张淑祥
杨红
唐波
唐兆云
徐烨峰
许静
闫江
Journal of Semiconductors, 2014, 35 (10) : 186 - 190
[37] Characterization of number fluctuations in gate-last metal nanocrystal nonvolatile memory array beyond 90nm CMOS technology
Lee, C
Ganguly, U
Kan, EC
MATERIALS AND PROCESSES FOR NONVOLATILE MEMORIES, 2005, 830 : 223 - 228
[38] CMP-Less Planarization Technology with SOG/LTO Etchback for Low-Cost High-k/Metal Gate-Last Integration
Yin, Huaxiang
Meng, Lingkuan
Yang, Tao
Xu, Gaobo
Xu, Qiuxia
Zhao, Chao
Chen, Dapeng
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2013, 2 (06) : P268 - P270
[39] Combining a multi deposition multi annealing technique with a scavenging(Ti) to improve the high-k/metal gate stack performance for a gate-last process附视频
张淑祥
杨红
唐波
唐兆云
徐烨峰
许静
闫江
Journal of Semiconductors, 2014, (10) : 186 - 190
[40] Work-function tuning of TaN by high-temperature metal intermixing technique for gate-first CMOS process
Ren, C.
Chan, D. S. H.
Loh, W. Y.
Balakumar, S.
Du, A. Y.
Tung, C. H.
Lo, G. Q.
Kumar, R.
Balasubramanian, N.
Kwong, D. -L.
IEEE ELECTRON DEVICE LETTERS, 2006, 27 (10) : 811 - 813

← 1 2 3 4 5 →