Dual-Channel Technology with Cap-free Single Metal Gate for High Performance CMOS in Gate-First and Gate-Last Integration

被引：0

作者：

Witters, L. ^{[1
]}

Mitard, J. ^{[1
]}

Veloso, A. ^{[1
]}

Hikavyy, A. ^{[1
]}

Franco, J. ^{[4
]}

Kauerauf, T. ^{[1
]}

Cho, M. ^{[1
]}

Schram, T. ^{[1
]}

Sebai, F. ^{[1
]}

Yamaguchi, S. ^{[5
]}

Takeoka, S. ^{[6
]}

Fukuda, M. ^{[7
]}

Wang, W. -E. ^{[1
]}

Duriez, B. ^{[1
]}

Eneman, G. ^{[3
,4
]}

Loo, R. ^{[1
]}

Kellens, K. ^{[1
]}

Tielens, H. ^{[1
]}

Favia, P. ^{[1
]}

Rohr, E. ^{[1
]}

Hellings, G. ^{[2
,4
]}

Bender, H. ^{[1
]}

Roussel, P. ^{[1
]}

Crabbe, Y. ^{[1
]}

Brus, S. ^{[1
]}

Mannaert, G. ^{[1
]}

Kubicek, S. ^{[1
]}

Devriendt, K. ^{[1
]}

De Meyer, K. ^{[4
]}

Ragnarsson, L. -A. ^{[1
]}

Steegen, A. ^{[1
]}

Horiguchi, N. ^{[1
]}

机构：

[1] IMEC, Kapeldreef 75, B-3001 Heverlee, Belgium

[2] IWT, Brussels, Belgium

[3] FWO Vlaanderen, Brussels, Belgium

[4] Katholieke Univ Leuven, ESAT INSYS, Leuven, Belgium

[5] Sony, Zaventem, Belgium

[6] Panasonic, Asse, Belgium

[7] Fujitsu Semicond, Yokohama, Kanagawa, Japan

来源：

2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents for the first time a low-complexity high performance CMOS HK/MG process on planar bulk Si using a single dielectric / single metal gate stack and making use of dual-channel integration. Through the optimization of the Si45Ge55/Si cap deposition and the workfunction metal, high performance devices with balanced V-t,V-sat (+0.12V, -0.16V) at scaled T-inv similar to 1nm and gate length L-g similar to 30nm are reported, leading to 17ps ring oscillators at 1 mu W/stage at Vdd=0.7V. Compatibility with gate last processing is also demonstrated.

引用

页数：4

共 50 条

[41] A Manufacturable Dual Channel (Si and SiGe) High-K Metal Gate CMOS Technology with Multiple Oxides for High Performance and Low Power Applications
Krishnan, S.
Kwon, U.
Moumen, N.
Stoker, M. W.
Harley, E. C. T.
Bedell, S.
Nair, D.
Greene, B.
Henson, W.
Chowdhury, M.
Prakash, D. P.
Wu, E.
Ioannou, D.
Cartier, E.
Na, M. -H.
Inumiya, S.
Mcstay, K.
Edge, L.
Iijima, R.
Cai, J.
Frank, M.
Hargrove, M.
Guo, D.
Kerber, A.
Jagannathan, H.
Ando, T.
Shepard, J.
Siddiqui, S.
Dai, M.
Bu, H.
Schaeffer, J.
Jaeger, D.
Barla, K.
Wallner, T.
Uchimura, S.
Lee, Y.
Karve, G.
Zafar, S.
Schepis, D.
Wang, Y.
Donaton, R.
Saroop, S.
Montanini, P.
Liang, Y.
Stathis, J.
Carter, R.
Pal, R.
Paruchuri, V.
Yamasaki, H.
Lee, J-H.
2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
[42] Integration of dual metal gate CMOS on high-k dielectrics utilizing a metal wet etch process
Zhang, ZB
Song, SC
Huffman, C
Hussain, MM
Barnett, J
Moumen, N
Alshareef, HN
Majhi, P
Sim, JH
Bae, SH
Lee, BH
ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (10) : G271 - G274
[43] Gate-First Integration of Tunable Work Function Metal Gates of Different Thicknesses Into High-k/Metal Gates CMOS FinFETs for Multi-VTh Engineering
Hussain, Muhammad Mustafa
Smith, Casey E.
Harris, H. Rusty
Young, Chadwin D.
Tseng, Hsing-Huang
Jammy, Rajarao
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (03) : 626 - 631
[44] Si Interlayers Trimming Strategy in Gate-All-Around Device Architecture for Si and SiGe Dual-Channel CMOS Integration
Zhao, Fei
Li, Yan
Li, Yongliang
Jia, Xiaofeng
Xiong, Wenjuan
Kong, Zhenzhen
Luo, Huaizhi
Li, Junjie
Zhang, Jiayi
Mao, Xiaotong
Wu, Zhenhua
Xu, Min
Luo, Jun
Wang, Wenwu
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (12) : 6163 - 6168
[45] Intrinsic Dielectric Stack Reliability of a High Performance Bulk Planar 20nm Replacement Gate High-K Metal Gate Technology and Comparison to 28nm Gate First High-K Metal Gate Process
McMahon, W.
Tian, C.
Uppal, S.
Kothari, H.
Jin, M.
LaRosa, G.
Nigam, T.
Kerber, A.
Linder, B. P.
Cartier, E.
Lai, W. L.
Liu, Y.
Ramachandran, R.
Kwon, U.
Parameshwaran, B.
Krishnan, S.
Narayanan, V.
2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
[46] High-Frequency Performance of Self-Aligned Gate-Last Surface Channel In0.53Ga0.47As MOSFET
Egard, Mikael
Ohlsson, Lars
Arlelid, Mats
Persson, Karl-Magnus
Borg, B. Mattias
Lenrick, Filip
Wallenberg, Reine
Lind, Erik
Wernersson, Lars-Erik
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 369 - 371
[47] Influence of HfAlOx in DC, RF and Microwave Noise Performance of Dual-Channel Single-Gate InAs MOSHEMT
Poornachandran, R.
Mohankumar, N.
Saravana Kumar, R.
Sujatha, G.
Girish Shankar, M.
JOURNAL OF ELECTRONIC MATERIALS, 2021, 50 (06) : 3569 - 3579
[48] Interface Engineering of Si1-xGex Gate Stacks for High Performance Dual Channel CMOS
Lee, ChoongHyun
Southwick, Richard G., III
Mochizuki, Shogo
Jamison, Paul
Bao, Ruqiang
Pandey, Rajan
Konar, Aniruddha
Ando, Takashi
Narayanan, Vijay
Haran, Bala
Jagannathan, Hemanth
2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 573 - 576
[49] Influence of HfAlOx in DC, RF and Microwave Noise Performance of Dual-Channel Single-Gate InAs MOSHEMT
R. Poornachandran
N. Mohankumar
R. Saravana Kumar
G. Sujatha
M. Girish Shankar
Journal of Electronic Materials, 2021, 50 : 3569 - 3579
[50] High voltage MOSFETs integration on advanced CMOS technology: characterization of thick gate oxides incorporating high k metal gate stack from logic core process
Morillon, Dann
Julien, Franck
Coignus, Jean
Toffoli, Alain
Welter, Loic
Jahan, Carine
Reynard, Jean-Philippe
Richard, Emmanuel
Masson, Pascal
2017 INTERNATIONAL CONFERENCE OF MICROELECTRONIC TEST STRUCTURES (ICMTS), 2017,

← 1 2 3 4 5 →