Leveraging Automatic High-Level Synthesis Resource Sharing to Maximize Dynamical Voltage Overscaling with Error Control

被引:3
|
作者
Chowdhury, Prattay [1 ]
Schafer, Benjamin Carrion [1 ]
机构
[1] Univ Texas Dallas, 800 W Campbell Rd, Richardson, TX 75080 USA
关键词
Approximate computing; dynamic error control; voltage overscaling; low-power; high-level synthesis; resource sharing; SKEWNESS; KURTOSIS;
D O I
10.1145/3473909
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Approximate Computing has emerged as an alternative way to further reduce the power consumption of integrated circuits (ICs) by trading off errors at the output with simpler, more efficient logic. So far the main approaches in approximate computing have been to simplify the hardware circuit by pruning the circuit until the maximum error threshold is met. One of the critical issues, though, is the training data used to prune the circuit. The output error can significantly exceed the maximum error if the final workload does not match the training data. Thus, most previous work typically assumes that training data matches with the workload data distribution. In this work, we present a method that dynamically overscales the supply voltage based on different workload distribution at runtime. This allows to adaptively select the supply voltage that leads to the largest power savings while ensuring that the error will never exceed the maximum error threshold. This approach also allows restoring of the original error-free circuit if no matching workload distribution is found. The proposed method also leverages the ability of High-Level Synthesis (HIS) to automatically generate circuits with different properties by setting different synthesis constraints to maximize the available timing slack and, hence, maximize the power savings. Experimental results show that our proposed method works very well, saving on average 47.08% of power as compared to the exact output circuit and 20.25% more than a traditional approximation method.
引用
收藏
页数:18
相关论文
共 50 条
  • [1] Resource Sharing for Verified High-Level Synthesis
    Pardalos, Michalis
    Herklotz, Yann
    Wickerson, John
    2022 IEEE 30TH INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2022), 2022, : 39 - 44
  • [2] Layout-driven resource sharing in high-level synthesis
    Um, J
    Kim, JH
    Kim, T
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 614 - 618
  • [3] Impact of FPGA Architecture on Resource Sharing in High-Level Synthesis
    Hadjis, Stefan
    Canis, Andrew
    Anderson, Jason
    Choi, Jongsok
    Nam, Kevin
    Brown, Stephen
    Czajkowski, Tomasz
    FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 111 - 114
  • [4] Resource sharing combined with layout effects in high-level synthesis
    Um, Junhyung
    Kim, Taewhan
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 44 (03): : 231 - 243
  • [5] Resource Sharing Combined with Layout Effects in High-Level Synthesis
    Junhyung Um
    Taewhan Kim
    Journal of VLSI signal processing systems for signal, image and video technology, 2006, 44 : 231 - 243
  • [6] Process Selection for Maximum Resource Sharing in High-Level Synthesis
    Schafer, Benjamin Carrion
    PROCEEDINGS OF THE 2015 ELECTRONIC SYSTEM LEVEL SYNTHESIS CONFERENCE (ESLSYN), 2015, : 35 - 40
  • [7] Enabling High-Level Synthesis Resource Sharing Design Space Exploration in FPGAs Through Automatic Internal Bitwidth Adjustments
    Schafer, Benjamin Carrion
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (01) : 97 - 105
  • [8] Selective Resource Sharing with RT-Level Retiming for Clock Enhancement in High-Level Synthesis
    Hara-Azumi, Yuko
    Matsuba, Toshinobu
    Tomiyama, Hiroyuki
    Honda, Shinya
    Takada, Hiroaki
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 1534 - 1540
  • [9] SAT-based Scheduling Algorithm for High-level Synthesis Considering Resource Sharing
    Jiang, Hao
    Yang, Fan
    Yan, Changhao
    Zeng, Xuan
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3244 - 3248
  • [10] SYSTEM LEVEL DSP SYNTHESIS USING VOLTAGE OVERSCALING, UNEQUAL ERROR PROTECTION & ADAPTIVE QUALITY TUNING
    Karakonstantis, Georgios
    Mohapatra, Debabrata
    Roy, Kaushik
    SIPS: 2009 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2009, : 133 - 138