Leveraging Automatic High-Level Synthesis Resource Sharing to Maximize Dynamical Voltage Overscaling with Error Control

被引:3
|
作者
Chowdhury, Prattay [1 ]
Schafer, Benjamin Carrion [1 ]
机构
[1] Univ Texas Dallas, 800 W Campbell Rd, Richardson, TX 75080 USA
关键词
Approximate computing; dynamic error control; voltage overscaling; low-power; high-level synthesis; resource sharing; SKEWNESS; KURTOSIS;
D O I
10.1145/3473909
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Approximate Computing has emerged as an alternative way to further reduce the power consumption of integrated circuits (ICs) by trading off errors at the output with simpler, more efficient logic. So far the main approaches in approximate computing have been to simplify the hardware circuit by pruning the circuit until the maximum error threshold is met. One of the critical issues, though, is the training data used to prune the circuit. The output error can significantly exceed the maximum error if the final workload does not match the training data. Thus, most previous work typically assumes that training data matches with the workload data distribution. In this work, we present a method that dynamically overscales the supply voltage based on different workload distribution at runtime. This allows to adaptively select the supply voltage that leads to the largest power savings while ensuring that the error will never exceed the maximum error threshold. This approach also allows restoring of the original error-free circuit if no matching workload distribution is found. The proposed method also leverages the ability of High-Level Synthesis (HIS) to automatically generate circuits with different properties by setting different synthesis constraints to maximize the available timing slack and, hence, maximize the power savings. Experimental results show that our proposed method works very well, saving on average 47.08% of power as compared to the exact output circuit and 20.25% more than a traditional approximation method.
引用
收藏
页数:18
相关论文
共 50 条
  • [31] Share with Care: A Quantitative Evaluation of Sharing Approaches in High-level Synthesis
    Kondratyev, Alex
    Lavagno, Luciano
    Meyer, Mike
    Watanabe, Yosinori
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1547 - 1552
  • [32] CONTROL UNIT SYNTHESIS FROM A HIGH-LEVEL LANGUAGE
    ROTMAN, A
    GINOSAR, R
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (01) : 162 - 167
  • [33] A HIGH-LEVEL SYNTHESIS ALGORITHM INCLUDING CONTROL CONSTRAINTS
    VERDIER, F
    SAFIR, A
    ZAVIDOVIQUE, B
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 271 - 278
  • [34] High-level control of sound synthesis for sonification processes
    Kronland-Martinet, Richard
    Ystad, Sølvi
    Aramaki, Mitsuko
    AI and Society, 2012, 27 (02): : 245 - 255
  • [35] Source Code Error Detection in High-Level Synthesis Functional Verification
    Schafer, Benjamin Carrion
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 301 - 312
  • [37] Automatic Inverse Operation Detection and its Impact in High-level Synthesis
    Kalita, Pankaj Kumar
    Chouksey, Ramanuj
    Karfa, Chandan
    2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
  • [38] Automatic Register Balancing in Model-based High-level Synthesis
    Karfa, Chandan
    PROCEEDINGS OF THE SIXTH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ASQED 2015, 2015, : 43 - 49
  • [39] Reliability-Aware Resource Allocation and Binding in High-Level Synthesis
    Chen, Liang
    Ebrahimi, Mojtaba
    Tahoori, Mehdi B.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2016, 21 (02)
  • [40] On the Correlation between Resource Minimization and Interconnect Complexities in High-Level Synthesis
    Dutt, Shantanu
    Zhang, Xiuyan
    Shi, Ouwen
    PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 355 - 360