Leveraging Automatic High-Level Synthesis Resource Sharing to Maximize Dynamical Voltage Overscaling with Error Control

被引:3
|
作者
Chowdhury, Prattay [1 ]
Schafer, Benjamin Carrion [1 ]
机构
[1] Univ Texas Dallas, 800 W Campbell Rd, Richardson, TX 75080 USA
关键词
Approximate computing; dynamic error control; voltage overscaling; low-power; high-level synthesis; resource sharing; SKEWNESS; KURTOSIS;
D O I
10.1145/3473909
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Approximate Computing has emerged as an alternative way to further reduce the power consumption of integrated circuits (ICs) by trading off errors at the output with simpler, more efficient logic. So far the main approaches in approximate computing have been to simplify the hardware circuit by pruning the circuit until the maximum error threshold is met. One of the critical issues, though, is the training data used to prune the circuit. The output error can significantly exceed the maximum error if the final workload does not match the training data. Thus, most previous work typically assumes that training data matches with the workload data distribution. In this work, we present a method that dynamically overscales the supply voltage based on different workload distribution at runtime. This allows to adaptively select the supply voltage that leads to the largest power savings while ensuring that the error will never exceed the maximum error threshold. This approach also allows restoring of the original error-free circuit if no matching workload distribution is found. The proposed method also leverages the ability of High-Level Synthesis (HIS) to automatically generate circuits with different properties by setting different synthesis constraints to maximize the available timing slack and, hence, maximize the power savings. Experimental results show that our proposed method works very well, saving on average 47.08% of power as compared to the exact output circuit and 20.25% more than a traditional approximation method.
引用
收藏
页数:18
相关论文
共 50 条
  • [21] DESIGN CONTROL IN A HIGH-LEVEL SYNTHESIS SYSTEM
    MOZOS, D
    SEPTIEN, J
    TIRADO, F
    HERMIDA, R
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 34 (1-5): : 93 - 96
  • [22] HIGH-LEVEL PETRI-NET MODEL FOR A RESOURCE-SHARING PROBLEM
    DATTA, AK
    GHOSH, S
    INFORMATION SCIENCES, 1990, 51 (02) : 213 - 220
  • [23] High-level synthesis of data paths with concurrent error detection
    Antola, A
    Piuri, V
    Sami, M
    1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1998, : 292 - 300
  • [25] AUTOMATIC SYNTHESIS OF ASYNCHRONOUS CIRCUITS FROM HIGH-LEVEL SPECIFICATIONS
    MENG, THY
    BRODERSEN, RW
    MESSERSCHMITT, DG
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (11) : 1185 - 1205
  • [26] Synthesis of high-level requirements models for automatic test generation
    Gupta, P
    Cunning, SJ
    Rozenblit, JW
    EIGHTH ANNUAL IEEE INTERNATIONAL CONFERENCE AND WORKSHOP ON THE ENGINEERING OF COMPUTER BASED SYSTEMS, PROCEEDINGS, 2001, : 76 - 82
  • [27] Towards Automatic High-Level Code Deployment on Reconfigurable Platforms: A Survey of High-Level Synthesis Tools and Toolchains
    Numan, Mostafa W.
    Phillips, Braden J.
    Puddy, Gavin S.
    Falkner, Katrina
    IEEE ACCESS, 2020, 8 : 174692 - 174722
  • [28] Function Proxies for Improved Resource Sharing in High Level Synthesis
    Minutoli, Marco
    Castellana, Vito Giovanni
    Tumeo, Antonino
    Ferrandi, Fabrizio
    2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 100 - 100
  • [29] Optimal register sharing for high-level synthesis of SSA form programs
    Brisk, P
    Dabiri, F
    Jafari, R
    Sarrafzadeh, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 25 (05) : 772 - 779
  • [30] Design and Optimization of Reliable Hardware Accelerators: Leveraging the Advantages of High-Level Synthesis
    Taher, Farah Naz
    Kishani, Mostafa
    Schafer, Benjamin Carrion
    2018 IEEE 24TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2018), 2018, : 232 - 235