Process Selection for Maximum Resource Sharing in High-Level Synthesis

被引:0
|
作者
Schafer, Benjamin Carrion [1 ]
机构
[1] Hong Kong Polytech Univ, Elect & Informat Engn Dept, Hong Kong, Hong Kong, Peoples R China
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
High-Level Synthesis (HLS) can lead to smaller designs compared to hand-coded RTL, due to its ability to maximize resource sharing. In resource sharing a single Functional Units (FE) is shared among different operators. The potential benefits of resource sharing arc nevertheless confined to the synthesized process. ILLS is a single process synthesis method, where each behavioral description is synthesized separately. This work presents a method to efficiently select and combine multiple processes, specified as separate synthesizable ANSI-C programs, in order to extend the benefit of resource sharing across these processes. Our proposed method analyzes different behavioral descriptions in terms of the type and number of FUs needed and clusters the ones with the highest potential for resource sharing together so that the total design area is minimized For cost sensitive applications where area is one of the main design factors, the proposed approach further helps reducing the design area and hence the cost. Experimental results show that our method generates very good results compared to an exhaustive search at a considerable lower running time meeting a set of critical path and latency constraints.
引用
收藏
页码:35 / 40
页数:6
相关论文
共 50 条
  • [1] Resource Sharing for Verified High-Level Synthesis
    Pardalos, Michalis
    Herklotz, Yann
    Wickerson, John
    2022 IEEE 30TH INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2022), 2022, : 39 - 44
  • [2] Layout-driven resource sharing in high-level synthesis
    Um, J
    Kim, JH
    Kim, T
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 614 - 618
  • [3] Impact of FPGA Architecture on Resource Sharing in High-Level Synthesis
    Hadjis, Stefan
    Canis, Andrew
    Anderson, Jason
    Choi, Jongsok
    Nam, Kevin
    Brown, Stephen
    Czajkowski, Tomasz
    FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 111 - 114
  • [4] Resource sharing combined with layout effects in high-level synthesis
    Um, Junhyung
    Kim, Taewhan
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 44 (03): : 231 - 243
  • [5] Resource Sharing Combined with Layout Effects in High-Level Synthesis
    Junhyung Um
    Taewhan Kim
    Journal of VLSI signal processing systems for signal, image and video technology, 2006, 44 : 231 - 243
  • [6] Selective Resource Sharing with RT-Level Retiming for Clock Enhancement in High-Level Synthesis
    Hara-Azumi, Yuko
    Matsuba, Toshinobu
    Tomiyama, Hiroyuki
    Honda, Shinya
    Takada, Hiroaki
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 1534 - 1540
  • [7] SAT-based Scheduling Algorithm for High-level Synthesis Considering Resource Sharing
    Jiang, Hao
    Yang, Fan
    Yan, Changhao
    Zeng, Xuan
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3244 - 3248
  • [8] Function-Level Module Sharing in High-Level Synthesis
    Nozaki, Ryohei
    Nishikawa, Hiroki
    Taniguchi, Ittetsu
    Tomiyama, Hiroyuki
    2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 50 - 51
  • [9] Resource budgeting for multiprocess high-level synthesis
    Wang, WD
    Raghunathan, A
    Jha, NK
    Dey, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (07) : 1010 - 1019
  • [10] A heuristic for clock selection in high-level synthesis
    Ramanujam, J
    Deshpande, S
    Hong, JY
    Kandemir, M
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 414 - 419