Process Selection for Maximum Resource Sharing in High-Level Synthesis

被引:0
|
作者
Schafer, Benjamin Carrion [1 ]
机构
[1] Hong Kong Polytech Univ, Elect & Informat Engn Dept, Hong Kong, Hong Kong, Peoples R China
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
High-Level Synthesis (HLS) can lead to smaller designs compared to hand-coded RTL, due to its ability to maximize resource sharing. In resource sharing a single Functional Units (FE) is shared among different operators. The potential benefits of resource sharing arc nevertheless confined to the synthesized process. ILLS is a single process synthesis method, where each behavioral description is synthesized separately. This work presents a method to efficiently select and combine multiple processes, specified as separate synthesizable ANSI-C programs, in order to extend the benefit of resource sharing across these processes. Our proposed method analyzes different behavioral descriptions in terms of the type and number of FUs needed and clusters the ones with the highest potential for resource sharing together so that the total design area is minimized For cost sensitive applications where area is one of the main design factors, the proposed approach further helps reducing the design area and hence the cost. Experimental results show that our method generates very good results compared to an exhaustive search at a considerable lower running time meeting a set of critical path and latency constraints.
引用
收藏
页码:35 / 40
页数:6
相关论文
共 50 条
  • [21] SELECTORS - HIGH-LEVEL RESOURCE SCHEDULERS
    LEINBAUGH, DW
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1984, 10 (06) : 810 - 825
  • [22] Reliability-Aware Resource Allocation and Binding in High-Level Synthesis
    Chen, Liang
    Ebrahimi, Mojtaba
    Tahoori, Mehdi B.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2016, 21 (02)
  • [23] On the Correlation between Resource Minimization and Interconnect Complexities in High-Level Synthesis
    Dutt, Shantanu
    Zhang, Xiuyan
    Shi, Ouwen
    PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 355 - 360
  • [24] Multi-Pumping for Resource Reduction in FPGA High-Level Synthesis
    Canis, Andrew
    Anderson, Jason H.
    Brown, Stephen D.
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 194 - 197
  • [25] Temperature-aware resource allocation and binding in high-level synthesis
    Mukherjee, R
    Memik, SO
    Memik, G
    42nd Design Automation Conference, Proceedings 2005, 2005, : 196 - 201
  • [26] High-Level Synthesis of Resource-oriented Approximate Designs for FPGAs
    Leipnitz, Marcos T.
    Nazar, Gabriel L.
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [27] Fast Resource and Timing Aware Design Optimisation for High-Level Synthesis
    Perina, Andre B.
    Silitonga, Arthur
    Becker, Jurgen
    Bonato, Vanderlei
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (12) : 2070 - 2082
  • [28] Thread Weaving: Static Resource Scheduling for Multithreaded High-Level Synthesis
    Hsiao, Hsuan
    Anderson, Jason
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [29] Performance and Resource Modeling for FPGAs using High-Level Synthesis tools
    Da Silva, Bruno
    Braeken, An
    D'Hollander, Erik H.
    Touhafi, Abdellah
    PARALLEL COMPUTING: ACCELERATING COMPUTATIONAL SCIENCE AND ENGINEERING (CSE), 2014, 25 : 523 - 531
  • [30] High-level synthesis of multi-process behavioral descriptions
    Wang, WD
    Raghunathan, A
    Jha, NK
    Dey, S
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 467 - 473