共 50 条
- [1] Concurrency-Aware Thread Scheduling for High-Level Synthesis [J]. PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018), 2018, : 101 - 108
- [2] Combining Dynamic & Static Scheduling in High-level Synthesis [J]. 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, : 288 - 298
- [5] Net scheduling in high-level synthesis [J]. IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (01): : 26 - 35
- [6] Probabilistic Scheduling in High-Level Synthesis [J]. 2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 195 - 203
- [7] Verification of scheduling in high-level synthesis [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 141 - +
- [8] Timing and Resource Constrained Leakage Power Aware Scheduling in High-Level Synthesis [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
- [10] High-Level Synthesis for Irregular Applications: Enabling Temporally Multithreaded Accelerators [J]. PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (MEMSYS 2018), 2018, : 183 - 184