Thread Weaving: Static Resource Scheduling for Multithreaded High-Level Synthesis

被引:1
|
作者
Hsiao, Hsuan [1 ]
Anderson, Jason [1 ]
机构
[1] Univ Toronto, Toronto, ON, Canada
关键词
D O I
10.1145/3316781.3317924
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In high-level synthesis (HLS), software multithreading constructs can be used to explicitly specify coarse-grained parallelism for multiple accelerators. While software threads typically operate independently and in isolation of each other on CPUs, HLS threads/accelerators are sub-components of one circuit. Since these components generally reside in the same clock domain, we can schedule their execution statically to avoid shared-resource contention among threads. We propose thread weaving, a technique that statically interleaves requests from different threads through scheduling constraints. With the guarantee of a contention-free schedule, we eliminate replication/arbitration of shared resources, reducing the area footprint of the circuit and improving its maximum operating frequency (F-max).
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Concurrency-Aware Thread Scheduling for High-Level Synthesis
    Ramanathan, Nadesh
    Constantinides, George A.
    Wickerson, John
    [J]. PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018), 2018, : 101 - 108
  • [2] Combining Dynamic & Static Scheduling in High-level Synthesis
    Cheng, Jianyi
    Josipovic, Lana
    Constantinides, George A.
    Ienne, Paolo
    Wickerson, John
    [J]. 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, : 288 - 298
  • [3] DASS: Combining Dynamic & Static Scheduling in High-Level Synthesis
    Cheng, Jianyi
    Josipovic, Lana
    Constantinides, George A.
    Ienne, Paolo
    Wickerson, John
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (03) : 628 - 641
  • [4] HIGH-LEVEL SYNTHESIS OF A MULTITHREADED PROCESSOR FOR IMAGE GENERATION
    ONOYE, T
    MASAKI, T
    SHIRAKAWA, I
    HIRATA, H
    KIURA, K
    ASAHARA, S
    SAGISHIMA, T
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1995, E78A (03) : 322 - 330
  • [5] Net scheduling in high-level synthesis
    Prihozhy, A
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (01): : 26 - 35
  • [6] Probabilistic Scheduling in High-Level Synthesis
    Cheng, Jianyi
    Wickerson, John
    Constantinides, George A.
    [J]. 2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 195 - 203
  • [7] Verification of scheduling in high-level synthesis
    Karfa, C.
    Mandal, C.
    Sarkar, D.
    Pentakota, S. R.
    Reade, Chris
    [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 141 - +
  • [8] Timing and Resource Constrained Leakage Power Aware Scheduling in High-Level Synthesis
    Wang, Nan
    Hao, Cong
    Liu, Nan
    Zhang, Haoran
    Yoshimura, Takeshi
    [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [9] Timing Variation-Aware Scheduling and Resource Binding in High-Level Synthesis
    Mittal, Kartikey
    Joshi, Arpit
    Mutyam, Madhu
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (04)
  • [10] High-Level Synthesis for Irregular Applications: Enabling Temporally Multithreaded Accelerators
    Devecchi, Stefano
    Saporetti, Nicola
    Minutoli, Marco
    Castellana, Vito Giovanni
    Lattuada, Marco
    Fezzardi, Pietro
    Ferrandi, Fabrizio
    Tumeo, Antonino
    [J]. PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (MEMSYS 2018), 2018, : 183 - 184