共 50 条
- [3] Min-Cut Based Leakage Power Aware Scheduling in High-Level Synthesis [J]. PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 164 - 169
- [4] Mobility Overlap-Removal Based Leakage Power Aware Scheduling in High-Level Synthesis [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1745 - 1748
- [7] Timing variation-aware high-level synthesis [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 424 - 428
- [8] Heuristic algorithm for the resource-constrained scheduling problem during high-level synthesis [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2009, 3 (01): : 43 - 51
- [10] Bitwidth-aware scheduling and binding in high-level synthesis [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 856 - 861