Timing and Resource Constrained Leakage Power Aware Scheduling in High-Level Synthesis

被引:0
|
作者
Wang, Nan [1 ]
Hao, Cong [2 ]
Liu, Nan [1 ]
Zhang, Haoran [1 ]
Yoshimura, Takeshi [1 ]
机构
[1] Waseda Univ, Grad Sch IPS, Kitakyushu, Fukuoka 8080135, Japan
[2] Shanghai Jio Tong Univ, Shanghai 200240, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we address the problem of scheduling operations into proper control steps with dual threshold voltage techniques under timing and resource constraints. Our work first remove operations' mobility overlaps to eliminate the data dependencies, and a simulated-annealing based method then explores the optimal mobility overlap removal. For each mobility overlap removal solution, operations are initialized with a proper threshold voltage (V-th), and then scheduled averagely at each control step, which usually violates the resource constraints. A weighted interval scheduling model is built, and the set of maximum weighted operations whose mobilities do not share the same control step are selected and reassigned with low-V-th, until the resource constraints are met. The reassigned operations need to be rescheduled since their threshold voltages are changed. This procedure is repeated until all the operations are scheduled and resource constraints are satisfied. Experimental results show the proposed algorithm's effectiveness.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Leakage Power Aware Scheduling in High-Level Synthesis
    Wang, Nan
    Chen, Song
    Hao, Cong
    Zhang, Haoran
    Yoshimura, Takeshi
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (04) : 940 - 951
  • [2] Timing Variation-Aware Scheduling and Resource Binding in High-Level Synthesis
    Mittal, Kartikey
    Joshi, Arpit
    Mutyam, Madhu
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (04)
  • [3] Min-Cut Based Leakage Power Aware Scheduling in High-Level Synthesis
    Wang, Nan
    Chen, Song
    Yoshimura, Takeshi
    [J]. PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 164 - 169
  • [4] Mobility Overlap-Removal Based Leakage Power Aware Scheduling in High-Level Synthesis
    Wang, Nan
    Chen, Song
    Sun, Yuhuan
    Yoshimura, Takeshi
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1745 - 1748
  • [5] Fast Resource and Timing Aware Design Optimisation for High-Level Synthesis
    Perina, Andre B.
    Silitonga, Arthur
    Becker, Jurgen
    Bonato, Vanderlei
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (12) : 2070 - 2082
  • [6] Mobility Overlap-Removal-Based Leakage Power and Register-Aware Scheduling in High-Level Synthesis
    Wang, Nan
    Chen, Song
    Zhong, Wei
    Liu, Nan
    Yoshimura, Takeshi
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (08) : 1709 - 1719
  • [7] Timing variation-aware high-level synthesis
    Jong, Jongyoon
    Kim, Taewhan
    [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 424 - 428
  • [8] Heuristic algorithm for the resource-constrained scheduling problem during high-level synthesis
    Wu, Y. -H.
    Yu, C. -J.
    Wang, S. -D.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2009, 3 (01): : 43 - 51
  • [9] An In-place Search Algorithm for the Resource Constrained Scheduling Problem during High-Level Synthesis
    Yu, Cheng-Juei
    Wu, Yi-Hsin
    Wang, Sheng-De
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2010, 15 (04)
  • [10] Bitwidth-aware scheduling and binding in high-level synthesis
    Cong, Jason
    Fan, Yiping
    Han, Guoling
    Lin, Yizhou
    Xui, Junjuan
    Zhang, Zhiru
    Cheng, Xu
    [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 856 - 861