Process Selection for Maximum Resource Sharing in High-Level Synthesis

被引:0
|
作者
Schafer, Benjamin Carrion [1 ]
机构
[1] Hong Kong Polytech Univ, Elect & Informat Engn Dept, Hong Kong, Hong Kong, Peoples R China
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
High-Level Synthesis (HLS) can lead to smaller designs compared to hand-coded RTL, due to its ability to maximize resource sharing. In resource sharing a single Functional Units (FE) is shared among different operators. The potential benefits of resource sharing arc nevertheless confined to the synthesized process. ILLS is a single process synthesis method, where each behavioral description is synthesized separately. This work presents a method to efficiently select and combine multiple processes, specified as separate synthesizable ANSI-C programs, in order to extend the benefit of resource sharing across these processes. Our proposed method analyzes different behavioral descriptions in terms of the type and number of FUs needed and clusters the ones with the highest potential for resource sharing together so that the total design area is minimized For cost sensitive applications where area is one of the main design factors, the proposed approach further helps reducing the design area and hence the cost. Experimental results show that our method generates very good results compared to an exhaustive search at a considerable lower running time meeting a set of critical path and latency constraints.
引用
收藏
页码:35 / 40
页数:6
相关论文
共 50 条
  • [31] High-Level Synthesis of an Event-Driven Windowing Process
    Qaisar, Saeed Mian
    Simatic, Jean
    Fesquet, Laurent
    2017 3RD INTERNATIONAL CONFERENCE ON EVENT-BASED CONTROL, COMMUNICATION AND SIGNAL PROCESSING (EBCCSP), 2017,
  • [32] Methods for Changing Parallelism in the Process of High-Level VLSI Synthesis
    I. N. Ryzhenko
    O. V. Nepomnyaschy
    A. I. Legalov
    V. V. Shaidurov
    Automatic Control and Computer Sciences, 2023, 57 : 696 - 705
  • [33] Methods for Changing Parallelism in the Process of High-Level VLSI Synthesis
    Ryzhenko, I. N.
    Nepomnyaschy, O. V.
    Legalov, A. I.
    Shaidurov, V. V.
    AUTOMATIC CONTROL AND COMPUTER SCIENCES, 2023, 57 (07) : 696 - 705
  • [34] TSV Sharing through Multiplexing for TSV Count Minimization in High-Level Synthesis
    Tu, Wen-Pin
    Lee, Yen-Hsin
    Huang, Shih-Hsu
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 156 - 159
  • [35] Dependency Graph-based High-level Synthesis for Maximum Instruction Parallelism
    Gu, Zhenghua
    Wan, Wenqing
    Xie, Jundong
    Wu, Chang
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2021, 14 (04)
  • [36] Tile Size Selection for Optimized Memory Reuse in High-Level Synthesis
    Liu, Junyi
    Wickerson, John
    Constantinides, George A.
    2017 27TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2017,
  • [37] CMS high-level trigger selection
    Giuseppe Bagliesi
    The European Physical Journal C - Particles and Fields, 2004, 33 : s1035 - s1037
  • [38] CMS high-level trigger selection
    Bagliesi, Giuseppe
    EUROPEAN PHYSICAL JOURNAL C, 2004, 33 (Suppl 1): : S1035 - S1037
  • [39] The CMS high-level trigger selection
    Giordano, D
    NUCLEAR PHYSICS B-PROCEEDINGS SUPPLEMENTS, 2006, 150 : 299 - 303
  • [40] High-Level Test Synthesis: A Survey from Synthesis Process Flow Perspective
    Ravi, Srivaths
    Joseph, Michael
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2014, 19 (04)