Temperature-aware resource allocation and binding in high-level synthesis

被引:0
|
作者
Mukherjee, R [1 ]
Memik, SO [1 ]
Memik, G [1 ]
机构
[1] Northwestern Univ, Dept Elect & Comp Engn, Evanston, IL 60208 USA
关键词
binding; temperature; switching; leakage;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Physical phenomena such as temperature have an increasingly important role in performance and reliability of modem process technologies. This trend will only strengthen with future generations. Attempts to minimize the design effort required for reaching closure in reliability and performance constraints are agreeing on the fact that higher levels of design abstractions need to be made aware of lower level physical phenomena. In this paper, we investigated techniques to incorporate temperature-awareness into high-level synthesis. Specifically, we developed two temperature-aware resource allocation and binding algorithms that aim to minimize the maximum temperature that can be reached by a resource in a design. Such a control scheme will have an impact on the prevention of hot spots, which in turn is one of the major hurdles in front of reliability for future integrated circuits. Our algorithms are able to reduce the maximum attained temperature by any module in a design by up to 19.6 degrees C compared to a binding that optimizes switching power.
引用
收藏
页码:196 / 201
页数:6
相关论文
共 50 条
  • [1] Reliability-Aware Resource Allocation and Binding in High-Level Synthesis
    Chen, Liang
    Ebrahimi, Mojtaba
    Tahoori, Mehdi B.
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2016, 21 (02)
  • [2] Timing Variation-Aware Scheduling and Resource Binding in High-Level Synthesis
    Mittal, Kartikey
    Joshi, Arpit
    Mutyam, Madhu
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (04)
  • [3] A Thermal-Aware High-Level Synthesis Algorithm for RDR Architectures through Binding and Allocation
    Kawamura, Kazushi
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (01) : 312 - 321
  • [4] Optimal Resource Allocation and Binding in High-Level Synthesis Using Nature-Inspired Computation
    Shilpa, K. C.
    LakshmiNarayana, C.
    Singh, Manoj Kumar
    [J]. EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY, ICERECT 2018, 2019, 545 : 1107 - 1118
  • [5] Bitwidth-aware scheduling and binding in high-level synthesis
    Cong, Jason
    Fan, Yiping
    Han, Guoling
    Lin, Yizhou
    Xui, Junjuan
    Zhang, Zhiru
    Cheng, Xu
    [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 856 - 861
  • [6] Efficient verification of scheduling, allocation and binding in high-level synthesis
    Mendías, JM
    Hermida, R
    Molina, MC
    Peñalba, O
    [J]. EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 308 - 315
  • [7] Binding, allocation and floorplanning in low power high-level synthesis
    Stammermann, A
    Helms, D
    Schulte, M
    Schulz, A
    Nebel, W
    [J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 544 - 550
  • [8] Fast Resource and Timing Aware Design Optimisation for High-Level Synthesis
    Perina, Andre B.
    Silitonga, Arthur
    Becker, Jurgen
    Bonato, Vanderlei
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (12) : 2070 - 2082
  • [9] Timing and Resource Constrained Leakage Power Aware Scheduling in High-Level Synthesis
    Wang, Nan
    Hao, Cong
    Liu, Nan
    Zhang, Haoran
    Yoshimura, Takeshi
    [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [10] REHLS: Resource-aware Program Transformation Workflow for High-level Synthesis
    Lotfi, Atieh
    Gupta, Rajesh K.
    [J]. 2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 533 - 536