共 50 条
- [4] Optimal Resource Allocation and Binding in High-Level Synthesis Using Nature-Inspired Computation [J]. EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY, ICERECT 2018, 2019, 545 : 1107 - 1118
- [5] Bitwidth-aware scheduling and binding in high-level synthesis [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 856 - 861
- [6] Efficient verification of scheduling, allocation and binding in high-level synthesis [J]. EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 308 - 315
- [7] Binding, allocation and floorplanning in low power high-level synthesis [J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 544 - 550
- [9] Timing and Resource Constrained Leakage Power Aware Scheduling in High-Level Synthesis [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
- [10] REHLS: Resource-aware Program Transformation Workflow for High-level Synthesis [J]. 2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 533 - 536