Physical compact model for threshold voltage in short-channel double-gate devices

被引：0
|
作者：
Kim, K [1 ]
Fossum, JG [1 ]
Chuang, CT [1 ]
机构：
[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
来源：
2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES | 2003年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Compact physics/process-based model for threshold voltage in double-gate devices is presented. Drain-induced barrier lowering and short-channel-induced barrier lowering models for double-gate and bulk-Si devices are derived. The validity and predictability of the models are demonstrated and confirmed by numerical device simulation results for extremely scaled (L-eff = 25 nm) double-gate and bulk-Si devices.
引用
收藏
页码：223 / 226
页数：4
相关论文
共 50 条
  • [41] Physics based capacitance modeling of short-channel double-gate MOSFETs
    Borli, H.
    Vinkenes, K.
    Fjeldly, T. A.
    PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 5, NO 12 2008, 2008, 5 (12): : 3643 - 3646
  • [42] Short-Channel Double-Gate FETs with Atomically Precise Graphene Nanoribbons
    Mutlu, Z.
    Lin, Y.
    Barin, G. B.
    Zhang, Z.
    Pitner, G.
    Wang, S.
    Darawish, R.
    Di Giovannantonio, M.
    Wang, H.
    Cai, J.
    Passlack, M.
    Diaz, C. H.
    Narita, A.
    Muellen, K.
    Fischer, F. R.
    Bandaru, P.
    Kummel, A. C.
    Ruffieux, P.
    Fasel, R.
    Bokor, J.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [43] DICE: A beneficial short-channel effect in nanoscale double-gate MOSFETs
    Chouksey, Siddharth
    Fossum, Jerry G.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (03) : 796 - 802
  • [44] Deep submicrometer double-gate fully-depleted SOI PMOS devices: A concise short-channel effect threshold voltage model using a quasi-2D approach
    Chen, SS
    Kuo, JB
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (09) : 1387 - 1393
  • [45] The Short-Channel Threshold Voltage Model for Junction less Surrounding-Gate MOSFETs
    Chiang, T. K.
    Chang, D. H.
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 667 - 670
  • [46] An Analytical Drain Current Model for Short-Channel Triple-Material Double-Gate MOSFETs
    Agnihotri, Harshit
    Ranjan, Abhishek
    Tiwari, Pramod Kumar
    Jit, S.
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 327 - 328
  • [47] Experimental Study on Short-Channel Effects in Double-Gate Silicon Carbide JFETs
    Kaneko, M.
    Nakajima, M.
    Jin, Q.
    Kimoto, T.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (10) : 4538 - 4540
  • [48] Precise Modeling Framework for Short-Channel Double-Gate and Gate-All-Around MOSFETs
    Borli, Hakon
    Kolberg, Sigbjorn
    Fjeldly, Tor A.
    Iniguez, Benjamin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2678 - 2686
  • [49] THRESHOLD VOLTAGE OF SHORT-CHANNEL IGFET
    LEE, HS
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1973, 120 (03) : C100 - &
  • [50] Analytical threshold voltage model for lightly doped short-channel tri-gate MOSFETs
    Tsormpatzoglou, A.
    Tassis, D. H.
    Dimitriadis, C. A.
    Ghibaudo, G.
    Collaert, N.
    Pananakakis, G.
    SOLID-STATE ELECTRONICS, 2011, 57 (01) : 31 - 34
12345