Physical compact model for threshold voltage in short-channel double-gate devices

被引:0
|
作者
Kim, K [1 ]
Fossum, JG [1 ]
Chuang, CT [1 ]
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Compact physics/process-based model for threshold voltage in double-gate devices is presented. Drain-induced barrier lowering and short-channel-induced barrier lowering models for double-gate and bulk-Si devices are derived. The validity and predictability of the models are demonstrated and confirmed by numerical device simulation results for extremely scaled (L-eff = 25 nm) double-gate and bulk-Si devices.
引用
收藏
页码:223 / 226
页数:4
相关论文
共 50 条
  • [31] CURRENT/VOLTAGE CHARACTERISTICS OF THE SHORT-CHANNEL DOUBLE-GATE TRANSISTOR. PART I
    Cumberbatch, Ellis
    Smith, Stefan G. Llewellyn
    SIAM JOURNAL ON APPLIED MATHEMATICS, 2018, 78 (02) : 877 - 896
  • [32] A Short-Channel Common Double-Gate MOSFET Model Adapted to Gate Oxide Thickness Asymmetry
    Sharan, Neha
    Mahapatra, Santanu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (08) : 2732 - 2737
  • [33] Compact model for short channel symmetric doped double-gate MOSFETs
    Cerdeira, Antonio
    Iniguez, Benjamin
    Estrada, Magali
    SOLID-STATE ELECTRONICS, 2008, 52 (07) : 1064 - 1070
  • [34] Double jeopardy in the nanoscale court? Modeling the scaling limits of double-gate MOSFETs with physics-based compact short-channel models of threshold voltage and subthreshold swing
    Chen, Q
    Bowman, KA
    Harrell, EM
    Meindl, JD
    IEEE CIRCUITS & DEVICES, 2003, 19 (01): : 28 - 34
  • [35] Compact modeling of symmetrical double-gate MOSFETs including carrier confinement and short-channel effects
    Munteanu, D.
    Autran, J. L.
    Loussier, X.
    Harrison, S.
    Cerutti, R.
    MOLECULAR SIMULATION, 2007, 33 (07) : 605 - 611
  • [36] THRESHOLD VOLTAGE IN SHORT-CHANNEL MOS DEVICES.
    Viswanathan, C.R.
    Burkey, Bruce C.
    Lubberts, Gerrit
    Tredwell, Timothy J.
    IEEE Transactions on Electron Devices, 1985, ED-32 (05): : 932 - 940
  • [37] Analytical threshold voltage model for short channel n(+)-p(+) double-gate SOI MOSFET's
    Suzuki, K
    Tosaka, Y
    Sugii, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (05) : 732 - 738
  • [38] SHORT-CHANNEL MOST THRESHOLD VOLTAGE MODEL
    RATNAKUMAR, KN
    MEINDL, JD
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (05) : 937 - 948
  • [39] Analysis of dependence of short-channel effects in double-gate MOSFETs on channel thickness
    Kobayashi, Yusuke
    Kakushima, Kuniyuki
    Ahmet, Parhat
    Rao, V. Ramgopal
    Tsutsui, Kazuo
    Iwai, Hiroshi
    MICROELECTRONICS RELIABILITY, 2010, 50 (03) : 332 - 337
  • [40] Compact Model for Short-Channel Junctionless Accumulation Mode Double Gate MOSFETs
    Holtij, Thomas
    Graef, Michael
    Marie Hain, Franziska
    Kloes, Alexander
    Iniguez, Benjamin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (02) : 288 - 299