DICE: A beneficial short-channel effect in nanoscale double-gate MOSFETs

被引：1

作者：

Chouksey, Siddharth ^{[1
]}

Fossum, Jerry G. ^{[1
]}

机构：

[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2008年 / 55卷 / 03期

关键词：

drain-induced barrier lowering (DIBL); FinFET physical compact model; short-channel effects; velocity overshoot;

D O I：

10.1109/TED.2007.914835

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Physics-based compact modeling, supported by numerical simulations, is used to show the significance of "drain-induced charge enhancement" (DICE) in nanoscale double-gate (DG) MOSFETs. DICE, which is the strong-inversion counterpart of drain-induced barrier lowering (DIBL), is shown to significantly benefit drive current, without affecting the gate capacitance much, and hence can improve nanoscale DG CMOS speed substantially.

引用

页码：796 / 802

页数：7

共 50 条

[1] Capacitance modeling of short-channel double-gate MOSFETs
Borli, Hakon
Kolberg, Sigbjorn
Fjeldly, Tor A.
SOLID-STATE ELECTRONICS, 2008, 52 (10) : 1486 - 1490
[2] Physics based capacitance modeling of short-channel double-gate MOSFETs
Borli, H.
Vinkenes, K.
Fjeldly, T. A.
PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 5, NO 12 2008, 2008, 5 (12): : 3643 - 3646
[3] Symmetrical unified compact model of short-channel double-gate MOSFETs
Papathanasiou, K.
Theodorou, C. G.
Tsormpatzoglou, A.
Tassis, D. H.
Dimitriadis, C. A.
Bucher, M.
Ghibaudo, G.
SOLID-STATE ELECTRONICS, 2012, 69 : 55 - 61
[4] Analysis of dependence of short-channel effects in double-gate MOSFETs on channel thickness
Kobayashi, Yusuke
Kakushima, Kuniyuki
Ahmet, Parhat
Rao, V. Ramgopal
Tsutsui, Kazuo
Iwai, Hiroshi
MICROELECTRONICS RELIABILITY, 2010, 50 (03) : 332 - 337
[5] A general physical model for short-channel double-gate SOI MOSFETS
Li, ZM
Woo, JCS
1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 86 - 87
[6] Compact subthreshold slope modelling of short-channel double-gate MOSFETs
Monga, U.
Fjeldly, T. A.
ELECTRONICS LETTERS, 2009, 45 (09) : 476 - 477
[7] A RIGOROUS ANALYTICAL MODEL FOR SHORT-CHANNEL JUNCTIONLESS DOUBLE-GATE MOSFETS
Jiang, Chunsheng
Liang, Renrong
Wang, Jing
Xu, Jun
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[8] Compact subthreshold current and capacitance modeling of short-channel double-gate MOSFETs
Monga, U.
Borli, H.
Fjeldly, T. A.
MATHEMATICAL AND COMPUTER MODELLING, 2010, 51 (7-8) : 901 - 907
[9] Threshold voltage model for short-channel undoped symmetrical double-gate MOSFETs
Tsormpatzoglou, Andreas
Dimitriadis, Charalabos A.
Clerc, Raphael
Pananakakis, G.
Ghibaudo, Gerard
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (09) : 2512 - 2516
[10] Precise Modeling Framework for Short-Channel Double-Gate and Gate-All-Around MOSFETs
Borli, Hakon
Kolberg, Sigbjorn
Fjeldly, Tor A.
Iniguez, Benjamin
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2678 - 2686

← 1 2 3 4 5 →