A Low-Power Single-Phase Clock Multiband Flexible Divider

被引：35

作者：

Manthena, Vamshi Krishna ^{[1
]}

Manh Anh Do ^{[1
]}

Boon, Chirn Chye ^{[1
]}

Yeo, Kiat Seng ^{[1
]}

机构：

[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Div Circuits & Syst, Singapore 639798, Singapore

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2012年 / 20卷 / 02期

关键词：

DFF; dual modulus prescaler; dynamic logic; E-TSPC; frequency synthesizer; high-speed digital circuits; true single-phase clock (TSPC); wireless LAN (WLAN); CMOS FREQUENCY-SYNTHESIZER;

D O I：

10.1109/TVLSI.2010.2100052

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a low-power single-phase clock multiband flexible divider for Bluetooth, Zigbee, and IEEE 802.15.4 and 802.11 a/b/g WLAN frequency synthesizers is proposed based on pulse-swallow topology and is implemented using a 0.18-mu m CMOS technology. The multiband divider consists of a proposed wideband multimodulus 32/33/47/48 prescaler and an improved bit-cell for swallow (S) counter and can divide the frequencies in the three bands of 2.4-2.484 GHz, 5.15-5.35 GHz, and 5.725-5.825 GHz with a resolution selectable from 1 to 25 MHz. The proposed multiband flexible divider is silicon verified and consumes power of 0.96 and 2.2 mW in 2.4- and 5-GHz bands, respectively, when operated at 1.8-V power supply.

引用

页码：376 / 380

页数：5

共 50 条

[1] A Low Power Double Phase Clock Multiband Flexible Divider
Priya, G.
Dinesh, M.
2014 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2014,
[2] A 1.2 V Low-Power True Single-Phase Clock CMOS 2/3 Prescalers
Tooprakai, Siraphop
Tudsorn, Apirak
2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 1690 - +
[3] A 10 GHz Low-Power Multi-Modulus Frequency Divider using Extended True Single-Phase Clock (E-TSPC) Logic
Jung, M.
Fuhrmann, J.
Ferizi, A.
Fischer, G.
Weigel, R.
Ussmueller, T.
2012 7TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2012, : 508 - 511
[4] High-Speed Low-Power True Single-Phase Clock Dual-Modulus Prescalers
Chen, Wu-Hsin
Jung, Byunghoo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (03) : 144 - 148
[5] Low-power divider
Nannarelli, A
Lang, T
IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (01) : 2 - 14
[6] A 2.4GHz fractional-N PLL with a low-power true single-phase clock prescaler
Ji, Xincun
Xia, Xiaojuan
Wang, Zixuan
Jin, Leisheng
IEICE ELECTRONICS EXPRESS, 2017, 14 (08):
[7] A low cost single-phase to three-phase power converter for low-power motor drive applications
Ershad, Nima Farrokhzad
Mehrjardi, Ramin Tafazzoli
2018 IEEE TEXAS POWER AND ENERGY CONFERENCE (TPEC), 2018,
[8] A low-power high-speed true single-phase clock-based divide-by-2/3 prescaler
Jiang, Wenjian
Yu, Fengqi
Huang, Qinjin
IEICE ELECTRONICS EXPRESS, 2017, 14 (01): : 1 - 6
[9] Automated procedure for the performance improvement of a low-power single-phase synchronous motor
Andriollo, M
Bertoncelli, T
IEEE IEMDC'03: IEEE INTERNATIONAL ELECTRIC MACHINES AND DRIVES CONFERENCE, VOLS 1-3, 2003, : 1098 - 1104
[10] Operation of a Single-phase Autonomous Inverter as a Part of a Low-power Wind Complex
Belsky, Aleksey A.
Dobush, Vasiliy S.
Haikal, Shaiban Fuad
JOURNAL OF MINING INSTITUTE, 2019, 239 : 564 - 569

← 1 2 3 4 5 →