A Low-Power Single-Phase Clock Multiband Flexible Divider

被引：35

作者：

Manthena, Vamshi Krishna ^{[1
]}

Manh Anh Do ^{[1
]}

Boon, Chirn Chye ^{[1
]}

Yeo, Kiat Seng ^{[1
]}

机构：

[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Div Circuits & Syst, Singapore 639798, Singapore

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2012年 / 20卷 / 02期

关键词：

DFF; dual modulus prescaler; dynamic logic; E-TSPC; frequency synthesizer; high-speed digital circuits; true single-phase clock (TSPC); wireless LAN (WLAN); CMOS FREQUENCY-SYNTHESIZER;

D O I：

10.1109/TVLSI.2010.2100052

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a low-power single-phase clock multiband flexible divider for Bluetooth, Zigbee, and IEEE 802.15.4 and 802.11 a/b/g WLAN frequency synthesizers is proposed based on pulse-swallow topology and is implemented using a 0.18-mu m CMOS technology. The multiband divider consists of a proposed wideband multimodulus 32/33/47/48 prescaler and an improved bit-cell for swallow (S) counter and can divide the frequencies in the three bands of 2.4-2.484 GHz, 5.15-5.35 GHz, and 5.725-5.825 GHz with a resolution selectable from 1 to 25 MHz. The proposed multiband flexible divider is silicon verified and consumes power of 0.96 and 2.2 mW in 2.4- and 5-GHz bands, respectively, when operated at 1.8-V power supply.

引用

页码：376 / 380

页数：5

共 50 条

[41] Investigation of a Single-Phase Ferromagnetic Frequency Divider.
Shapiro, S.V.
Roiz, Sh.S.
Kosenko, V.L.
Zaks, A.I.
Elektrotekhnika, 1976, (02): : 10 - 12
[42] A PRESCALAR FOR A LOW-POWER DIVIDER WITH A VARIABLE DIVISION FACTOR
PROKHLADIN, GN
TELECOMMUNICATIONS AND RADIO ENGINEERING, 1993, 48 (06) : 139 - 141
[43] Prescalar for a low-power divider with a variable division factor
Prokhladin, G.N.
Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 1993, 48 (06): : 139 - 141
[44] Calibration Techniques for Low-Power Wireless Multiband Transceiver
Yin, Shouyi
Cui, Jianwei
Liu, Leibo
Wei, Shaojun
INTERNATIONAL JOURNAL OF DISTRIBUTED SENSOR NETWORKS, 2013,
[45] A low-power high-speed true single phase clock divide-by-2/3 prescaler
Wu, Jianhui
Wang, Zixuan
Ji, Xincun
Huang, Cheng
IEICE ELECTRONICS EXPRESS, 2013, 10 (02):
[46] A Power-Gating Scheme for CAL Circuits Using Single-Phase Power-Clock
Zhang, Weiqiang
Su, Li
Fu, Jinghong
Hu, Jianping
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 846 - 849
[47] FLEXIBLE OPERATION OF GRID-TIED SINGLE-PHASE POWER CONVERTER
Bonaldo, Jakson Paulo
Morales Paredes, Helmo Kelis
Pomilio, Jose Antenor
2013 BRAZILIAN POWER ELECTRONICS CONFERENCE (COBEP), 2013, : 987 - 992
[48] Simple Instantaneous Power Modulation Scheme for Single-Phase High-Frequency Link Microinverter for Low-Power PV Applications
Aganza-Torres, Alejandro
Cardenas, Victor
Pacas, Mario
2015 THIRTIETH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2015), 2015, : 199 - 204
[49] Low-power cmos PLL for clock generator
Wu, WC
Huang, CC
Chang, CH
Tseng, NH
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 633 - 636
[50] Low-power buffered clock tree design
Vittal, A
Marek-Sadowska, M
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (09) : 965 - 975

← 1 2 3 4 5 →