A reduced-area low-power low-voltage single-ended differential pair

被引：8

作者：

Mulder, J

vandeGevel, M

vanRoermund, AH

机构：

[1] Electronics Research Laboratory, Delft University of Technology, 2628 CD, Delft

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1997年 / 32卷 / 02期

关键词：

analog VLSI; CMOS analog integrated circuits; neural network hardware;

D O I：

10.1109/4.551919

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In analog very Large scale integratin ((VLSI), a high computational density is important. Area savings can be obtained by operating the MOS transistor in the triode region, thus exploiting its symmetrical nature. Applying this theory to a single ended differential pair results in an area reduction of up to a factor 1.5, which can be significant, e.g., for neural networks, where the basic cells are repeated many times on a single chip. The proposed circuit also has advantages with respect to low-power and low-voltage operation.

引用

页码：254 / 257

页数：4

共 50 条

[41] Low-voltage low-power CMOS full adder
Radhakrishnan, D
[J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2001, 148 (01): : 19 - 24
[42] Design of CMOS filter with low-voltage and low-power
Li, ST
Wu, J
He, YG
[J]. ICEMI '97 - CONFERENCE PROCEEDINGS: THIRD INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, 1997, : 447 - 450
[43] Switching pMOS Sense Amplifier for High-Density Low-Voltage Single-Ended SRAM
Jeong, Hanwool
Kim, Taewon
Kang, Kyoman
Song, Taejoong
Kim, Gyuhong
Won, Hyo-Sig
Jung, Seong-Ook
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (06) : 1555 - 1563
[44] Low-power low-voltage differential class-AB OTAs for SC circuits
Carvajal, RG
Galan, J
Ramírez-Angulo, J
Torralba, A
[J]. ELECTRONICS LETTERS, 2002, 38 (22) : 1304 - 1305
[45] Low-voltage and low-power adjustable differential delay line using the FGMOS transistor
de la Cruz-Alejo, J.
Pastrana-Sedeno, J. A.
Gomez-Castaneda, F.
Moreno-Cadenas, J. A.
[J]. 2008 7TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, 2008, : 87 - 92
[46] Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell
Ahmad, Sayeed
Gupta, Mohit Kumar
Alam, Naushad
Hasan, Mohd
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (08) : 2634 - 2642
[47] An Ultra Low-Power Low-Voltage Class AB CMOS Fully Differential OpAmp
Valero, M. R.
Celma, S.
Medrano, N.
Calvo, B.
Azcona, C.
[J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1967 - 1970
[48] Principle of simple correlated double sampling and its reduced-area low-noise low-power circuit realization
Jin, Xiangliang
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 65 (02) : 209 - 215
[49] PCFL3: A low-power high speed single-ended logic family
Kanan, R
Kaess, F
Declercq, M
[J]. GAAS IC SYMPOSIUM - 20TH ANNUAL, TECHNICAL DIGEST 1998, 1998, : 63 - 66
[50] A low-voltage low-power voltage reference based on subthreshold MOSFETs
Giustolisi, G
Palumbo, G
Criscione, M
Cutrì, F
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (01) : 151 - 154

← 1 2 3 4 5 →