A reduced-area low-power low-voltage single-ended differential pair

被引：8

作者：

Mulder, J

vandeGevel, M

vanRoermund, AH

机构：

[1] Electronics Research Laboratory, Delft University of Technology, 2628 CD, Delft

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1997年 / 32卷 / 02期

关键词：

analog VLSI; CMOS analog integrated circuits; neural network hardware;

D O I：

10.1109/4.551919

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In analog very Large scale integratin ((VLSI), a high computational density is important. Area savings can be obtained by operating the MOS transistor in the triode region, thus exploiting its symmetrical nature. Applying this theory to a single ended differential pair results in an area reduction of up to a factor 1.5, which can be significant, e.g., for neural networks, where the basic cells are repeated many times on a single chip. The proposed circuit also has advantages with respect to low-power and low-voltage operation.

引用

页码：254 / 257

页数：4

共 50 条

[21] A novel low-voltage and low-power bandgap voltage reference
Xing Xiao Ming
Li Jian Cheng
Yang Li
[J]. PROCEEDINGS OF THE 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER ENGINEERING AND ELECTRONICS (ICECEE 2015), 2015, 24 : 746 - 751
[22] Low power and low area or high throughput single-ended bus and I/O protocols
Yuan, JR
[J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1932 - 1935
[23] A Charge Pump with reduced current variation and mismatch in low-voltage low-power PLLs
Jia Yaoyao
Fang Jian
Qiao Ming
Zhou Zekun
Yang Wentao
Zhang Bo
[J]. 2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
[24] Low-voltage, low-power CMOS delay element
Seoul Natl Univ, Seoul, Korea, Republic of
[J]. IEEE J Solid State Circuits, 7 (966-971):
[25] LOW-VOLTAGE, LOW-POWER BICMOS DIGITAL CIRCUITS
ROFAIL, SS
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (05) : 572 - 579
[26] A low-voltage, low-power CMOS phase shifter
Ferri, G
De Laurentiis, P
[J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2000, 28 (02) : 187 - 191
[27] Low-power and low-voltage D-latch
Ching, LP
Ling, OG
[J]. ELECTRONICS LETTERS, 1998, 34 (07) : 641 - 642
[28] A LOW-POWER LOW-VOLTAGE BANDGAP REFERENCE IN CMOS
Sun, Na
Sobot, Robert
[J]. 2010 23RD CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2010,
[29] Low-voltage low-power CMOS current conveyors
Elwan, HO
Soliman, AM
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1997, 44 (09): : 828 - 835
[30] A novel low-voltage low-power LVDS driver
Chu peng
Wen Zhiping
Yu Lixin
[J]. IMECS 2007: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2007, : 1646 - +

← 1 2 3 4 5 →