Modeling and simulation of digital recombination network for 2-1-1 cascaded doubled-sampled delta-sigma modulator

被引:0
|
作者
Salinas-Cruz, R [1 ]
Espinosa-Flores, G [1 ]
机构
[1] Benemerita Univ Autonoma, Puebla, Mexico
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A mathematical model of the digital recombination network for 2-1-1 cascaded double-sampled (dS) delta-sigma (Delta Sigma) modulator, is presented. The model in the z-domain is used to evaluate the performance of the modulator, when the components mismatches are included. A 2-1-1 dS Delta Sigma modulator that operates from a single 2.5-V supply is designed in 0.6-mu m CMOS technology. The clock frequency is of 26.4 MHz, making the effective sampling of 52.8 MHz, which results in the required signal bandwidth for Asymmetrical Digital Subscriber Line (ADSL) applications of 1.1 MHz. The modulator is evaluated with the mathematical model using MATLAB, and for an oversampling of 24, the modulator achieves a signal-to-noise ratio (SNR) of 88-dB, a signal-to-(noise + distortion) ratio (SNDR) of 84-dB, and a dynamic range (DR) of 91-dB.
引用
收藏
页码:195 / 199
页数:5
相关论文
共 50 条
  • [21] A Self-Calibrated 2-1-1 Cascaded Continuous-Time ΔΣ Modulator
    Kamiishi, Junpei
    Shu, Yun-Shiang
    Tomioka, Koji
    Hamashita, Koichi
    Song, Bang-Sup
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 9 - +
  • [22] GRANULAR QUANTIZATION NOISE IN THE 1ST-ORDER DELTA-SIGMA MODULATOR
    GALTON, I
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1993, 39 (06) : 1944 - 1956
  • [23] A 1-1-1-1 MASH Delta-Sigma Modulator With Dynamic Comparator-Based OTAs
    Yamamoto, Kentaro
    Carusone, Anthony Chan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (08) : 1866 - 1883
  • [24] 2+2 Switched-Current Delta-Sigma Modulator with Digital Noise Cancellation Circuit
    Sung, Guo-Ming
    Lee, Chun-Ting
    Chao, Sian-Wei
    2020 INTERNATIONAL SYMPOSIUM ON COMPUTER, CONSUMER AND CONTROL (IS3C 2020), 2021, : 220 - 223
  • [25] A 1-1-1-1 MASH Delta-Sigma Modulator Using Dynamic Comparator-Based OTAs
    Yamamoto, Kentaro
    Carusone, Anthony Chan
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [26] A Line Coding for Digital RF Transmitter Using a 1-Bit Band-Pass Delta-Sigma Modulator
    Maehata, Takashi
    Kameda, Suguru
    Suematsu, Noriharu
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2018, E101B (11) : 2313 - 2319
  • [27] A sub-1V fourth-order bandpass delta-sigma modulator
    Chang, HH
    Kuo, CH
    Liu, MH
    Liu, SI
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 37 (03) : 179 - 189
  • [28] A Sub-1V Fourth-Order Bandpass Delta-Sigma Modulator
    Hsiang-Hui Chang
    Chien-Hung Kuo
    Ming-Huang Liu
    Shen-Iuan Liu
    Analog Integrated Circuits and Signal Processing, 2003, 37 : 179 - 189
  • [29] A 2-1 cascaded Hybrid Continuous-Discrete Time Sigma-Delta Modulator
    Ducu, Dragos George
    Manolescu, Anca
    PROCEEDINGS OF THE 2014 6TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTERS AND ARTIFICIAL INTELLIGENCE (ECAI), 2014,
  • [30] A 14-BIT CASCADED 2-2-1 SIGMA-DELTA MODULATOR FOR WIDEBAND COMMUNICATION
    Zhang, Yu
    Xie, Ning
    Wang, Hui
    He, Yejun
    Xie, Ning
    PROCEEDINGS OF THE 2011 3RD INTERNATIONAL CONFERENCE ON FUTURE COMPUTER AND COMMUNICATION (ICFCC 2011), 2011, : 165 - 172