Modeling and simulation of digital recombination network for 2-1-1 cascaded doubled-sampled delta-sigma modulator

被引:0
|
作者
Salinas-Cruz, R [1 ]
Espinosa-Flores, G [1 ]
机构
[1] Benemerita Univ Autonoma, Puebla, Mexico
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A mathematical model of the digital recombination network for 2-1-1 cascaded double-sampled (dS) delta-sigma (Delta Sigma) modulator, is presented. The model in the z-domain is used to evaluate the performance of the modulator, when the components mismatches are included. A 2-1-1 dS Delta Sigma modulator that operates from a single 2.5-V supply is designed in 0.6-mu m CMOS technology. The clock frequency is of 26.4 MHz, making the effective sampling of 52.8 MHz, which results in the required signal bandwidth for Asymmetrical Digital Subscriber Line (ADSL) applications of 1.1 MHz. The modulator is evaluated with the mathematical model using MATLAB, and for an oversampling of 24, the modulator achieves a signal-to-noise ratio (SNR) of 88-dB, a signal-to-(noise + distortion) ratio (SNDR) of 84-dB, and a dynamic range (DR) of 91-dB.
引用
收藏
页码:195 / 199
页数:5
相关论文
共 50 条
  • [41] Self-Interference Mitigation using 1-Bit Bandpass Delta-Sigma Modulator with No Output Section
    Maehata, Takashi
    Motoyoshi, Mizuki
    Kameda, Suguru
    Suematsu, Noriharu
    2020 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2020, : 97 - 99
  • [42] A 1V Low Power Second-Order Delta-Sigma Modulator for Biomedical Signal Applicaion
    Hsu, Chih-Han
    Tang, Kea-Tiong
    2013 35TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY (EMBC), 2013, : 2008 - 2011
  • [43] 40GHz-Band Direct Digital RF Modulator using the 2nd Image Component of 1-Bit Delta-Sigma Modulated Signal
    Zhang, Junhao
    Suematsu, Noriharu
    2022 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2022, : 496 - 498
  • [44] FPGA Implementation of A Mash1-1-1 Delta-Sigma Modulator Infractional-N Phase Locked Loop for Fuzzy Control Application
    Lai, Wen-Cheng
    Huang, Jhin-Fang
    Wen, Cheng-Lun
    Lay, Wang-Tyng
    2014 11TH INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY (FSKD), 2014, : 131 - 134
  • [45] A 1-V 100-dB Dynamic Range 24.4-kHz Bandwidth Delta-Sigma Modulator
    Chang, Chia-Ling
    Wu, Jieh-Tsorng
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 813 - 816
  • [46] A Hybrid Equalizer for Protection of 1st-Order Delta-Sigma Modulator Against Side-Channel Attack
    Koo, Nahmil
    IEEE ACCESS, 2024, 12 : 175742 - 175751
  • [47] Analysis and Design of an Audio Continuous-Time 1-X FIR-MASH Delta-Sigma Modulator
    Billa, Sujith
    Dixit, Suhas
    Pavan, Shanthi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (10) : 2649 - 2659
  • [48] All-digital 1-1 MASH delta-sigma time-to-digital converter via time-mode signal processing
    Young Jun Park
    Fei Yuan
    Analog Integrated Circuits and Signal Processing, 2020, 102 : 427 - 443
  • [49] All-digital 1-1 MASH delta-sigma time-to-digital converter via time-mode signal processing
    Park, Young Jun
    Yuan, Fei
    Yuan, Fei (fyuan@ryerson.ca), 1600, Springer (102): : 427 - 443
  • [50] A multiplier-free structure for 1-bit high-order digital delta-sigma modulators
    Haurie, X
    Roberts, GW
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 889 - 892